Alternatives and similar repositories for gds2Para:

Users that are interested in gds2Para are comparing it to the libraries listed below

• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆32Updated 7 years ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆54Updated 2 years ago
• opendrc / opendrc
  A Design Rule Checker with GPU Acceleration
  ☆48Updated last year
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆60Updated last week
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated 8 months ago
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆150Updated last month
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 4 months ago
• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆38Updated 5 years ago
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆211Updated 6 months ago
• hohlraum / gdsCAD
  A simple but powerful Python package for creating photolithography masks in the GDSII format.
  ☆92Updated last year
• limbo018 / OpenMPL
  An open multiple patterning framework
  ☆72Updated 9 months ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 6 months ago
• ABKGroup / PROBE3.0
  ☆37Updated 10 months ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆31Updated 5 years ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆55Updated 4 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆84Updated 4 years ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆30Updated 2 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆52Updated last week
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆113Updated last week
• mikaeloduh / gds2ascii-tool-project
  GDS to ASCII Converter
  ☆19Updated last year
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆41Updated 3 months ago
• klayoutmatthias / dump_oas_gds2
  An OASIS and GDS2 (chip layout format) binary dump tool for debugging
  ☆40Updated 7 years ago
• gdsfactory / skywater130
  skywater 130nm pdk
  ☆26Updated 4 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆53Updated 7 years ago
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆33Updated 2 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆34Updated 11 months ago
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated 2 weeks ago
• dwarning / VA-Models
  Verilog-A simulation models
  ☆64Updated last month
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year