purdue-onchip / gds2ParaLinks
GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
☆126Updated 2 years ago
Alternatives and similar repositories for gds2Para
Users that are interested in gds2Para are comparing it to the libraries listed below
Sorting:
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated last week
- This library is a low level parser for the GDSII file format.☆36Updated 8 years ago
- Python script to convert image files to GDSII files☆67Updated 7 months ago
- Verilog-A simulation models☆82Updated 2 months ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆232Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 3 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆122Updated 3 weeks ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Circuit release of the MAGICAL project☆38Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- LAYout with Gridded Objects v2☆64Updated 3 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- ☆149Updated 2 years ago
- BAG framework☆30Updated 9 months ago
- Read Spectre PSF files☆68Updated 2 months ago
- ☆47Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- Parsing and generating popular formats of circuit netlist☆36Updated 2 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- ☆318Updated 3 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆179Updated 4 months ago
- Database and Tool Framework for EDA☆118Updated 4 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆33Updated 10 years ago
- ☆88Updated last week
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other.…☆15Updated 4 years ago
- Delay Calculation ToolKit☆32Updated 3 years ago
- ☆174Updated 4 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆41Updated last year
- ☆93Updated 6 years ago