Alternatives and similar repositories for gds2Para

Users that are interested in gds2Para are comparing it to the libraries listed below

• ALIGN-analoglayout / AnalogDetailedRouter
  Intel's Analog Detailed Router
  ☆39Updated 6 years ago
• patrickschulz / openPCells
  Parametric layout generator for digital, analog and mixed-signal integrated circuits
  ☆56Updated this week
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆56Updated 2 years ago
• magical-eda / MAGICAL-CIRCUITS
  Circuit release of the MAGICAL project
  ☆35Updated 5 years ago
• parallaxsw / OpenSTA
  ☆78Updated last week
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆35Updated 8 years ago
• kadomoto / picture-to-gds
  Python script to convert image files to GDSII files
  ☆64Updated 5 months ago
• trilomix / GDS3D
  GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …
  ☆229Updated 11 months ago
• ABKGroup / PROBE3.0
  ☆45Updated last year
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆174Updated 2 months ago
• ucb-art / BAG_framework
  ☆148Updated 2 years ago
• opendrc / opendrc
  A Design Rule Checker with GPU Acceleration
  ☆53Updated last year
• The-OpenROAD-Project / OpenDB
  Database and Tool Framework for EDA
  ☆117Updated 4 years ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆58Updated 5 years ago
• clin99 / awesome-eda
  ☆92Updated 6 years ago
• magical-eda / MAGICAL
  Machine Generated Analog IC Layout
  ☆243Updated last year
• dwarning / VA-Models
  Verilog-A simulation models
  ☆78Updated this week
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆68Updated last year
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆96Updated 3 years ago
• ucb-art / bag
  BAG framework
  ☆30Updated 7 months ago
• dan-fritchman / Netlist
  Parsing and generating popular formats of circuit netlist
  ☆35Updated 2 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆58Updated 4 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆90Updated 4 years ago
• Ravenslofty / librecell
  ☆25Updated 4 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆121Updated 2 months ago
• ncsu-eda / FreePDK3
  ☆157Updated 3 years ago
• geochrist / dctk
  Delay Calculation ToolKit
  ☆32Updated 2 years ago
• ALIGN-analoglayout / ALIGN-public
  ☆308Updated last month
• niftylab / laygo2
  LAYout with Gridded Objects v2
  ☆59Updated last month
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆31Updated 5 years ago