UTDA-group / BoxRouter
BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2D global routing and layer assignment. The 2D global routing is equipped with several ideas: such as robust negotiation-based A* search for routing stability, and topology-aware wire ripup for flexibility and …
☆21Updated 6 years ago
Alternatives and similar repositories for BoxRouter:
Users that are interested in BoxRouter are comparing it to the libraries listed below
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- A parallel global router using the Galois framework☆27Updated last year
- ☆30Updated 4 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- VLSI EDA Global Router☆72Updated 7 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆27Updated 3 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 8 months ago
- ☆31Updated 3 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆133Updated 2 years ago
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- UCSD Detailed Router☆85Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆18Updated last year
- Rsyn – An Extensible Physical Synthesis Framework☆125Updated 9 months ago
- ☆43Updated last year
- ☆9Updated last month
- A LEF/DEF Utility.☆28Updated 5 years ago
- ☆29Updated last year
- ☆10Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)☆40Updated 6 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 9 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆37Updated 6 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆133Updated 2 years ago
- A Design Rule Checker with GPU Acceleration☆49Updated last year