BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2D global routing and layer assignment. The 2D global routing is equipped with several ideas: such as robust negotiation-based A* search for routing stability, and topology-aware wire ripup for flexibility and …
☆21Dec 20, 2018Updated 7 years ago
Alternatives and similar repositories for BoxRouter
Users that are interested in BoxRouter are comparing it to the libraries listed below
Sorting:
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 5 years ago
- A parallel global router using the Galois framework☆30Jul 5, 2023Updated 2 years ago
- nthu-route 2.11☆13Aug 5, 2019Updated 6 years ago
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- VLSI EDA Global Router☆80Feb 15, 2026Updated last week
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 6 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Feb 27, 2023Updated 3 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆60Aug 10, 2020Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆137Jul 20, 2024Updated last year
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- ☆20Jan 13, 2025Updated last year
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- Training a deep FCN network in PyTorch to route circuit layouts☆67Dec 7, 2022Updated 3 years ago
- Analog Placement Quality Prediction☆25Mar 24, 2023Updated 2 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- Flute 3.1 with CMake support☆13Jul 25, 2019Updated 6 years ago
- ☆10Apr 8, 2025Updated 10 months ago
- VLSI placement and routing tool☆15Dec 20, 2025Updated 2 months ago
- ☆36Nov 3, 2020Updated 5 years ago
- ☆14Oct 23, 2018Updated 7 years ago
- ☆35Jul 23, 2020Updated 5 years ago
- Machine Generated Analog IC Layout☆270Apr 24, 2024Updated last year
- ASTRAN - Automatic Synthesis of Transistor Networks☆66Apr 4, 2022Updated 3 years ago
- ☆19Nov 29, 2022Updated 3 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Aug 26, 2024Updated last year
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- ☆16May 11, 2018Updated 7 years ago
- Deep learning toolkit-enabled VLSI placement☆943Feb 19, 2026Updated last week
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 6 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 6 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆23Aug 11, 2020Updated 5 years ago
- ☆18May 23, 2021Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- ☆23Aug 11, 2020Updated 5 years ago