UTDA-group / BoxRouter
BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2D global routing and layer assignment. The 2D global routing is equipped with several ideas: such as robust negotiation-based A* search for routing stability, and topology-aware wire ripup for flexibility and …
☆20Updated 6 years ago
Alternatives and similar repositories for BoxRouter:
Users that are interested in BoxRouter are comparing it to the libraries listed below
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- DATC RDF☆49Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 3 years ago
- Analog Placement Quality Prediction☆20Updated last year
- A parallel global router using the Galois framework☆27Updated last year
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆17Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 4 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆22Updated 6 months ago
- ☆52Updated 4 years ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- ☆29Updated 4 years ago
- A LEF/DEF Utility.☆27Updated 5 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆51Updated 8 months ago
- UCSD Detailed Router☆84Updated 4 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)