UTDA-group / BoxRouterLinks
BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2D global routing and layer assignment. The 2D global routing is equipped with several ideas: such as robust negotiation-based A* search for routing stability, and topology-aware wire ripup for flexibility and …
☆21Updated 6 years ago
Alternatives and similar repositories for BoxRouter
Users that are interested in BoxRouter are comparing it to the libraries listed below
Sorting:
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆132Updated last year
- VLSI EDA Global Router☆76Updated 7 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- UCSD Detailed Router☆93Updated 4 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆138Updated 2 years ago
- ☆47Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆142Updated 4 months ago
- ☆34Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- ☆10Updated 7 months ago
- A parallel global router using the Galois framework☆30Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆107Updated last year
- GPU-based logic synthesis tool☆93Updated this week
- ☆20Updated 2 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 9 months ago
- ☆59Updated 4 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 5 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆22Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- ☆10Updated 3 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Updated last year
- EDA physical synthesis optimization kit☆62Updated 2 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year