UTDA-group / BoxRouterLinks
BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2D global routing and layer assignment. The 2D global routing is equipped with several ideas: such as robust negotiation-based A* search for routing stability, and topology-aware wire ripup for flexibility and …
☆21Updated 6 years ago
Alternatives and similar repositories for BoxRouter
Users that are interested in BoxRouter are comparing it to the libraries listed below
Sorting:
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆56Updated 4 years ago
- Analog Placement Quality Prediction☆21Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆10Updated 2 months ago
- ☆30Updated 4 years ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- A parallel global router using the Galois framework☆29Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- VLSI EDA Global Router☆73Updated 7 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- A LEF/DEF Utility.☆31Updated 5 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆126Updated 11 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆136Updated 2 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- UCSD Detailed Router☆88Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆42Updated 7 months ago
- ☆31Updated 3 years ago
- ☆44Updated last year
- ☆20Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- ☆20Updated 5 months ago