Coloquinte / PlaceRoute
VLSI placement and routing tool
☆14Updated last year
Alternatives and similar repositories for PlaceRoute:
Users that are interested in PlaceRoute are comparing it to the libraries listed below
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago
- SMT-based-STDCELL-Layout-Generator☆17Updated 3 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- ☆21Updated 3 years ago
- ☆43Updated 11 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- An analytical VLSI placer☆28Updated 3 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- ☆37Updated last month
- DATC Robust Design Flow.☆37Updated 5 years ago
- Analog Placement Quality Prediction☆20Updated 2 years ago
- Open Source Detailed Placement engine☆36Updated 5 years ago
- ☆30Updated 3 years ago
- Bounded-Skew DME v1.3☆14Updated 6 years ago
- ☆25Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆54Updated 4 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆35Updated 9 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆79Updated 2 months ago
- ☆34Updated 5 years ago
- A Design Rule Checker with GPU Acceleration☆48Updated last year
- GPU-based logic synthesis tool☆81Updated 8 months ago
- ☆29Updated 4 years ago
- VLSI EDA Global Router☆71Updated 7 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- Gate-level timing estimation toolkit☆21Updated 2 years ago
- UCSD Detailed Router☆84Updated 4 years ago
- ☆29Updated last year