Training a deep FCN network in PyTorch to route circuit layouts
☆69Dec 7, 2022Updated 3 years ago
Alternatives and similar repositories for deep-route
Users that are interested in deep-route are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Benchmark Generator for Global Routing☆13Jul 18, 2019Updated 7 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆23Dec 20, 2018Updated 7 years ago
- Applying Deep Q-learning for Global Routing☆133Sep 15, 2020Updated 6 years ago
- ☆11Feb 1, 2022Updated 4 years ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- nthu-route 2.11☆14Aug 5, 2019Updated 7 years ago
- VLSI EDA Global Router☆85Feb 15, 2026Updated 8 months ago
- DATC Robust Design Flow.☆37Jan 21, 2020Updated 6 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆152Mar 20, 2023Updated 3 years ago
- self implementation of DPPO, Distributed Proximal Policy Optimization, by using tensorflow☆12Sep 1, 2017Updated 9 years ago
- ☆21Jun 17, 2020Updated 6 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆166Feb 27, 2023Updated 3 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆143Jul 20, 2024Updated 2 years ago
- ☆22Nov 29, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Pathfinder routing algorithm practice☆16May 2, 2017Updated 9 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆184Apr 25, 2025Updated last year
- ☆16May 11, 2018Updated 8 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Mar 5, 2019Updated 7 years ago
- Code for a generative controller for the AI Gym cartpole task☆15Feb 22, 2017Updated 9 years ago
- ☆37Jul 23, 2020Updated 6 years ago
- ☆15Sep 5, 2016Updated 10 years ago
- VLSI placement and routing tool☆16Dec 20, 2025Updated 9 months ago
- GPU-accelerated RePlAce☆14Jun 11, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆18Aug 27, 2020Updated 6 years ago
- Qrouter detail router for digital ASIC designs☆60Nov 13, 2025Updated 11 months ago
- IDEA project source files☆115Apr 15, 2026Updated 6 months ago
- ☆16May 18, 2024Updated 2 years ago
- Open Source Detailed Placement engine☆40Nov 27, 2019Updated 6 years ago
- GPU-Accelerated Global Router☆33Nov 14, 2024Updated last year
- Magic VLSI Layout Tool☆21Oct 10, 2019Updated 7 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- KiCAD plugin written in Python for programatically placing clusters of components onto a PCB from a layout file.☆10Jun 30, 2021Updated 5 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆171Jul 8, 2026Updated 3 months ago
- ☆18Feb 3, 2022Updated 4 years ago
- ☆21Feb 7, 2017Updated 9 years ago
- A stochastic circuit optimizer for Cadence Virtuoso, using the NSGA-II genetic algorithm.☆13Dec 12, 2021Updated 4 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆32Apr 8, 2023Updated 3 years ago
- Implementation of paper "GibbsNet: Iterative Adversarial Inference for Deep Graphical Models" in PyTorch☆57Dec 22, 2017Updated 8 years ago