sjain-stanford / deep-routeLinks
Training a deep FCN network in PyTorch to route circuit layouts
☆68Updated 2 years ago
Alternatives and similar repositories for deep-route
Users that are interested in deep-route are comparing it to the libraries listed below
Sorting:
- Collection of Papers and Trials on Deep Learning to aid EE design☆44Updated 4 years ago
- genetic and neural net optimization for circuit design☆18Updated 3 years ago
- ☆21Updated 2 years ago
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆109Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- https://arxiv.org/abs/1706.04972☆44Updated 6 years ago
- ☆19Updated 2 years ago
- ☆22Updated 4 years ago
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆12Updated 2 weeks ago
- Training neural networks with 8-bit computations☆28Updated 9 years ago
- Solves AI, transcends reality, infiltrates your mind☆38Updated 7 years ago
- Github repo for my experiments with the orthogonal convolution idea☆22Updated 7 years ago
- DATC RDF☆50Updated 4 years ago
- This is my implementation of the Optimality Tightening☆37Updated 8 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- Training deep neural networks with low precision multiplications☆63Updated 9 years ago
- ☆15Updated 7 years ago
- Benchmark Generator for Global Routing☆12Updated 5 years ago
- A2C for GVG-AI☆21Updated 6 years ago
- Train an RL agent to play multiple Atari games at once☆69Updated 9 years ago
- Source code for ``Neural Networks with Few Multiplications'' published at ICLR 2016☆81Updated 9 years ago
- discrete gate sizing☆14Updated 4 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Simulated Annealing to minimize the wirelength☆8Updated 8 years ago
- ☆47Updated 5 years ago
- ☆14Updated 4 years ago
- Official implementation of NeurIPS'23 paper "Macro Placement by Wire-Mask-Guided Black-Box Optimization"☆25Updated last month
- ☆67Updated last year
- ☆20Updated 8 years ago
- VLSI EDA Global Router☆73Updated 7 years ago