hriener / lorinaView external linksLinks
C++ parsing library for simple formats used in logic synthesis and formal verification
☆39Jun 28, 2024Updated last year
Alternatives and similar repositories for lorina
Users that are interested in lorina are comparing it to the libraries listed below
Sorting:
- C++ header-only reasoning library☆16Jul 11, 2024Updated last year
- C++ logic network library☆275Sep 30, 2025Updated 4 months ago
- C++ header-only exact synthesis library☆17Jan 18, 2023Updated 3 years ago
- C++ Library for Quantum State Preparation (QSP)☆12Jan 5, 2023Updated 3 years ago
- ☆28Nov 10, 2020Updated 5 years ago
- C++ truth table library☆64Jul 30, 2025Updated 6 months ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- An advanced header-only exact synthesis library☆31Nov 24, 2022Updated 3 years ago
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- IDEA project source files☆111Oct 15, 2025Updated 3 months ago
- C++17 Library for analysis, compilation/synthesis, and optimization of quantum circuits☆104Jul 13, 2023Updated 2 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,118Updated this week
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆139Jan 30, 2026Updated 2 weeks ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 10 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- A circuit toolkit☆107Feb 23, 2020Updated 5 years ago
- LFSC Proof Checker☆11Sep 14, 2023Updated 2 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 8 months ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆14Jan 3, 2018Updated 8 years ago
- From Symbolic Logic Reasoning to Soft Reasoning: A Neural-Symbolic Paradigm☆11Jul 18, 2022Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Code for the NeurIPS 2020 paper Efficient Exact Verification of Binarized Neural Networks☆13Jun 30, 2022Updated 3 years ago
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- Qute: a dependency learning QBF solver.☆14Dec 19, 2025Updated last month
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 8 months ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆17May 4, 2024Updated last year
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- Intel RenderKit common C++/CMake infrastructure☆20Nov 13, 2025Updated 3 months ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Obsolete☆14Mar 7, 2023Updated 2 years ago
- ☆17Aug 9, 2025Updated 6 months ago
- ☆20May 30, 2024Updated last year