hriener / lorinaLinks
C++ parsing library for simple formats used in logic synthesis and formal verification
☆38Updated last year
Alternatives and similar repositories for lorina
Users that are interested in lorina are comparing it to the libraries listed below
Sorting:
- C++ header-only exact synthesis library☆18Updated 2 years ago
- An advanced header-only exact synthesis library☆29Updated 3 years ago
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- C++ logic network library☆272Updated 3 months ago
- A circuit toolkit☆106Updated 5 years ago
- IDEA project source files☆111Updated 2 months ago
- A logic synthesis tool☆83Updated 3 months ago
- DATuner Repository☆17Updated 7 years ago
- C++ truth table library☆63Updated 5 months ago
- Optimization results for superconducting electronic (SCE) circuits☆17Updated 2 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- Next generation CGRA generator☆118Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- OpenPiton Design Benchmark☆27Updated 2 years ago
- ☆104Updated 3 years ago
- C++ header-only reasoning library☆17Updated last year
- GPU-based logic synthesis tool☆97Updated last month
- EDA wiki☆53Updated 2 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Parsing library for BLIF netlists☆19Updated last year
- ☆18Updated 5 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆230Updated this week
- ☆87Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 2 weeks ago