Alternatives and similar repositories for lorina

Users that are interested in lorina are comparing it to the libraries listed below

• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆29Updated 2 years ago
• lsils / mockturtle
  C++ logic network library
  ☆258Updated last month
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆198Updated last year
• amahzoon / genmul
  ☆18Updated 4 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• nbulsi / also
  A logic synthesis tool
  ☆82Updated last month
• cornell-zhang / datuner
  DATuner Repository
  ☆17Updated 7 years ago
• rdaly525 / coreir
  ☆104Updated 3 years ago
• StanfordAHA / garnet
  Next generation CGRA generator
  ☆115Updated this week
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated 2 weeks ago
• scale-lab / BLASYS
  An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
  ☆31Updated last year
• lsils / kitty
  C++ truth table library
  ☆62Updated 3 months ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆15Updated last year
• lsils / bill
  C++ header-only reasoning library
  ☆17Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• SJTU-ECTL / GOMIL
  GOMIL: Global Optimization of Multiplier by Integer Linear Programming
  ☆13Updated 4 years ago
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆62Updated last year
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• PrincetonUniversity / OPDB
  OpenPiton Design Benchmark
  ☆25Updated 2 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• SPbSAT / cirbo
  ☆24Updated 3 weeks ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆92Updated 2 months ago
• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆33Updated 4 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated 3 years ago
• wincle626 / HLS_Legup
  ☆29Updated 8 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆88Updated 2 months ago
• lana555 / dynamatic
  ☆87Updated last year
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 8 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆51Updated 2 years ago