Alternatives and similar repositories for kitty

Users that are interested in kitty are comparing it to the libraries listed below

• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆27Updated 2 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆73Updated 4 years ago
• lsils / mockturtle
  C++ logic network library
  ☆247Updated 3 weeks ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆195Updated last year
• lsils / bill
  C++ header-only reasoning library
  ☆17Updated last year
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆86Updated 3 weeks ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆35Updated last year
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated last month
• nbulsi / also
  A logic synthesis tool
  ☆78Updated last month
• stdgregwar / elve
  ELVE : ELVE Logic Visualization Engine
  ☆11Updated 8 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆111Updated 3 months ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated last year
• Gy-Hu / E-Syn2
  E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
  ☆20Updated 2 months ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆23Updated 3 years ago
• gmeuli / caterpillar
  ☆26Updated 4 years ago
• maerhart / llhd
  A low-level intermediate representation for hardware description languages
  ☆28Updated 5 years ago
• amahzoon / genmul
  ☆17Updated 4 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 3 months ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆108Updated 2 weeks ago
• rdaly525 / coreir
  ☆103Updated 3 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 6 years ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆81Updated this week
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 4 months ago