lsils / kittyLinks
C++ truth table library
☆62Updated 4 months ago
Alternatives and similar repositories for kitty
Users that are interested in kitty are comparing it to the libraries listed below
Sorting:
- An advanced header-only exact synthesis library☆29Updated 3 years ago
- A circuit toolkit☆106Updated 5 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- C++ logic network library☆267Updated 2 months ago
- C++ header-only exact synthesis library☆18Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆201Updated last year
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- C++ header-only reasoning library☆17Updated last year
- ☆104Updated 3 years ago
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- Gate-Level Simulation on a GPU☆10Updated 9 years ago
- ELVE : ELVE Logic Visualization Engine☆11Updated 8 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- AIGER And-Inverter-Graph Library☆94Updated 4 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆40Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 6 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆97Updated this week
- The PE for the second generation CGRA (garnet).☆17Updated 7 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆23Updated 5 months ago
- A generic parser and tool package for the BTOR2 format.☆45Updated 2 months ago
- RTLCheck☆23Updated 7 years ago
- Debuggable hardware generator☆70Updated 2 years ago
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆164Updated 5 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- An open-source custom cache generator.☆34Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago