Alternatives and similar repositories for kitty

Users that are interested in kitty are comparing it to the libraries listed below

• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆26Updated 2 years ago
• lsils / bill
  C++ header-only reasoning library
  ☆16Updated 10 months ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆36Updated 11 months ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆17Updated 2 years ago
• msoeken / cirkit
  A circuit toolkit
  ☆102Updated 5 years ago
• lsils / mockturtle
  C++ logic network library
  ☆232Updated 2 weeks ago
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆22Updated 3 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆72Updated 4 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆32Updated 10 months ago
• gmeuli / caterpillar
  ☆25Updated 4 years ago
• lsils / SCE-benchmarks
  Optimization results for superconducting electronic (SCE) circuits
  ☆13Updated last year
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆194Updated last year
• SPbSAT / cirbo
  ☆21Updated this week
• marcelwa / aigverse
  A Python library for working with logic networks, synthesis, and optimization.
  ☆18Updated this week
• nbulsi / also
  A logic synthesis tool
  ☆73Updated last month
• amahzoon / genmul
  ☆16Updated 4 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated last year
• msoeken / alice
  C++ command shell library
  ☆53Updated 8 months ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆104Updated 3 weeks ago
• stdgregwar / elve
  ELVE : ELVE Logic Visualization Engine
  ☆11Updated 7 years ago
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆28Updated 6 years ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆78Updated this week
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 6 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆34Updated last month
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• The-OpenROAD-Project / Birds-of-a-Feather-Open-Source-Academic-EDA-Software
  Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !
  ☆12Updated 5 years ago