Alternatives and similar repositories for kitty

Users that are interested in kitty are comparing it to the libraries listed below

• msoeken / cirkit
  A circuit toolkit
  ☆105Updated 5 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆28Updated 2 years ago
• hriener / lorina
  C++ parsing library for simple formats used in logic synthesis and formal verification
  ☆37Updated last year
• lsils / mockturtle
  C++ logic network library
  ☆254Updated last week
• lsils / bill
  C++ header-only reasoning library
  ☆17Updated last year
• lsils / lstools-showcase
  Showcase examples for EPFL logic synthesis libraries
  ☆197Updated last year
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 4 years ago
• lsils / percy
  C++ header-only exact synthesis library
  ☆18Updated 2 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆36Updated last year
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• berkeley-abc / abc-zz
  Niklas Een's ABC/ZZ framework
  ☆23Updated 3 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆31Updated 4 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆115Updated 4 months ago
• gmeuli / caterpillar
  ☆27Updated 4 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated this week
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆85Updated this week
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆77Updated last year
• Gy-Hu / E-Syn2
  E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
  ☆21Updated 3 months ago
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆88Updated 2 months ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆25Updated 2 years ago
• stdgregwar / elve
  ELVE : ELVE Logic Visualization Engine
  ☆11Updated 8 years ago
• classabbyamp / espresso-logic
  A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.
  ☆158Updated 5 years ago
• nbulsi / also
  A logic synthesis tool
  ☆82Updated last month
• rdaly525 / coreir
  ☆103Updated 3 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• amahzoon / genmul
  ☆18Updated 4 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆47Updated last month
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated 2 years ago
• msoeken / alice
  C++ command shell library
  ☆53Updated last year
• msoeken / revkit
  RevKit: Python quantum compilation library and framework
  ☆30Updated 6 years ago