lsils / kittyLinks
C++ truth table library
☆64Updated 5 months ago
Alternatives and similar repositories for kitty
Users that are interested in kitty are comparing it to the libraries listed below
Sorting:
- An advanced header-only exact synthesis library☆30Updated 3 years ago
- A circuit toolkit☆106Updated 5 years ago
- C++ logic network library☆273Updated 3 months ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Updated last year
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Showcase examples for EPFL logic synthesis libraries☆202Updated last year
- C++ header-only exact synthesis library☆18Updated 3 years ago
- ☆32Updated last month
- ELVE : ELVE Logic Visualization Engine☆11Updated 8 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆32Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- ☆28Updated 5 years ago
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆167Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- AIGER And-Inverter-Graph Library☆97Updated 2 weeks ago
- C++ header-only reasoning library☆17Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆120Updated 8 months ago
- BTOR2 MLIR project☆26Updated 2 years ago
- An advanced circuit-based sat solver☆36Updated 10 months ago
- A logic synthesis tool☆84Updated 4 months ago
- Niklas Een's ABC/ZZ framework☆24Updated 3 years ago
- IDEA project source files☆111Updated 3 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Updated last year
- A generic parser and tool package for the BTOR2 format.☆46Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated last month
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆26Updated 7 months ago
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- ☆104Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago