lsils / kittyLinks
C++ truth table library
☆57Updated last month
Alternatives and similar repositories for kitty
Users that are interested in kitty are comparing it to the libraries listed below
Sorting:
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated last year
- A circuit toolkit☆103Updated 5 years ago
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- C++ logic network library☆240Updated 3 weeks ago
- CoreIR Symbolic Analyzer☆73Updated 4 years ago
- Showcase examples for EPFL logic synthesis libraries☆194Updated last year
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- C++ header-only reasoning library☆16Updated last year
- Niklas Een's ABC/ZZ framework☆22Updated 3 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆106Updated 2 months ago
- BTOR2 MLIR project☆26Updated last year
- A low-level intermediate representation for hardware description languages☆28Updated 5 years ago
- C++ header-only exact synthesis library☆17Updated 2 years ago
- ☆103Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆33Updated 11 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- GL0AM GPU Accelerated Gate Level Logic Simulator☆21Updated last week
- AIGER And-Inverter-Graph Library☆83Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 2 years ago
- RevKit: Python quantum compilation library and framework☆29Updated 6 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆78Updated last year
- RTLCheck☆22Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 2 months ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆30Updated 10 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- ☆25Updated 4 years ago
- A logic synthesis tool☆74Updated last week