lsils / kittyLinks
C++ truth table library
☆62Updated 3 months ago
Alternatives and similar repositories for kitty
Users that are interested in kitty are comparing it to the libraries listed below
Sorting:
- A circuit toolkit☆105Updated 5 years ago
- An advanced header-only exact synthesis library☆29Updated 2 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- C++ logic network library☆262Updated last month
- C++ header-only exact synthesis library☆18Updated 2 years ago
- Showcase examples for EPFL logic synthesis libraries☆200Updated last year
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- C++ header-only reasoning library☆17Updated last year
- An advanced circuit-based sat solver☆35Updated 8 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆38Updated last year
- Niklas Een's ABC/ZZ framework☆24Updated 3 years ago
- A logic synthesis tool☆82Updated 2 months ago
- A generic parser and tool package for the BTOR2 format.☆43Updated 2 months ago
- AIGER And-Inverter-Graph Library☆92Updated 3 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆91Updated last week
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- Testing processors with Random Instruction Generation☆48Updated last month
- BTOR2 MLIR project☆26Updated last year
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆22Updated 4 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- Integer Multiplier Generator for Verilog☆23Updated 4 months ago
- A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.☆163Updated 5 years ago
- ELVE : ELVE Logic Visualization Engine☆11Updated 8 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 6 months ago
- FPGA synthesis tool powered by program synthesis☆52Updated last month