google / globalfoundries-pdk-ip-gf180mcu_fd_ip_sramLinks
SRAM macros created for the GF180MCU provided by GlobalFoundries.
☆17Updated 2 years ago
Alternatives and similar repositories for globalfoundries-pdk-ip-gf180mcu_fd_ip_sram
Users that are interested in globalfoundries-pdk-ip-gf180mcu_fd_ip_sram are comparing it to the libraries listed below
Sorting:
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- Primitives for SKY130 provided by SkyWater.☆26Updated last year
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- ☆16Updated 7 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆50Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 10 months ago
- ☆36Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 4 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- ☆14Updated 3 years ago
- Convert an image to a GDS format for inclusion in a zerotoasic project☆13Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆42Updated this week
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- An automatic clock gating utility☆48Updated last month
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- Open Source PHY v2☆28Updated last year
- ☆18Updated 7 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 5 months ago