google / globalfoundries-pdk-ip-gf180mcu_fd_ip_sramLinks
SRAM macros created for the GF180MCU provided by GlobalFoundries.
☆18Updated 2 years ago
Alternatives and similar repositories for globalfoundries-pdk-ip-gf180mcu_fd_ip_sram
Users that are interested in globalfoundries-pdk-ip-gf180mcu_fd_ip_sram are comparing it to the libraries listed below
Sorting:
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Updated 3 years ago
- Primitives for SKY130 provided by SkyWater.☆32Updated last year
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 3 years ago
- SRAM build space for SKY130 provided by SkyWater.☆24Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- ☆15Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 11 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 5 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆55Updated 2 years ago
- ☆38Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆32Updated 2 weeks ago
- ☆19Updated last year
- ☆17Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆13Updated 3 weeks ago
- A padring generator for ASICs☆25Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆54Updated this week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated last month
- ☆14Updated 7 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Extended and external tests for Verilator testing☆17Updated last week
- SystemVerilog Linter based on pyslang☆31Updated 8 months ago
- VHDL plugin for RgGen☆13Updated 2 weeks ago
- LibreSilicon's Standard Cell Library Generator☆22Updated 2 months ago
- ☆44Updated 10 months ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago