ECASLab / AxLSLinks
AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis
☆13Updated 2 months ago
Alternatives and similar repositories for AxLS
Users that are interested in AxLS are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆58Updated 11 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated last week
- IDEA project source files☆110Updated last month
- ☆95Updated this week
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆103Updated 5 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆52Updated last year
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆66Updated 7 months ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆29Updated 5 years ago
- ☆107Updated 6 years ago
- ☆26Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆39Updated 5 months ago
- ☆26Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆131Updated 3 weeks ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆88Updated 7 months ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆85Updated last year
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆15Updated 4 years ago
- ☆89Updated 5 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆171Updated 3 months ago
- ☆49Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- Artificial Netlist Generator☆44Updated last year
- ☆216Updated 9 months ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆12Updated 2 years ago
- ☆29Updated last year
- EDA physical synthesis optimization kit☆63Updated 2 years ago