ECASLab / AxLSLinks
AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis
☆10Updated 2 weeks ago
Alternatives and similar repositories for AxLS
Users that are interested in AxLS are comparing it to the libraries listed below
Sorting:
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- ☆22Updated 11 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")☆14Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆24Updated 4 years ago
- ☆70Updated this week
- ☆42Updated 8 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Introductory course into static timing analysis (STA).☆94Updated last month
- EDA physical synthesis optimization kit☆57Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- ITC'99 benchmarks developed in the CAD Group at Politecnico di Torino☆54Updated 3 weeks ago
- DATC RDF☆50Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- ☆24Updated last year
- ☆44Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- IDEA project source files☆106Updated 6 months ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- FAN (fan-out-oriented) ATPG (Automatic Test Pattern Generation) and Fault Simulation command line tool☆90Updated last year
- ABACUS is a tool for approximate logic synthesis☆14Updated 4 years ago