OpenPiton Design Benchmark
☆28Mar 6, 2023Updated 3 years ago
Alternatives and similar repositories for OPDB
Users that are interested in OPDB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IDEA project source files☆115Apr 15, 2026Updated 3 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆14Jun 5, 2020Updated 6 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆22Feb 22, 2024Updated 2 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆19May 19, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- EPFL logic synthesis benchmarks☆262May 6, 2026Updated 3 months ago
- ☆15Jun 24, 2022Updated 4 years ago
- The OpenPiton Platform☆809Feb 25, 2026Updated 5 months ago
- Multiple approaches to statistical simulation for computer architects☆14Jun 1, 2020Updated 6 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆23Mar 28, 2023Updated 3 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 9 years ago
- An open-source custom cache generator.☆37Mar 14, 2024Updated 2 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 3 weeks ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,211Updated this week
- An open source tool for testing and profiling FaaS and serverless platforms☆111Updated this week
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Drivers - Camera Module products equipped with OIS☆19Mar 4, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Feb 9, 2020Updated 6 years ago
- Concurrent CPU-GPU Programming using Task Models☆110Dec 19, 2019Updated 6 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆19Apr 17, 2021Updated 5 years ago
- design and verification of asynchronous circuits☆51Updated this week
- ☆12Mar 22, 2022Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year