OpenPiton Design Benchmark
☆28Mar 6, 2023Updated 3 years ago
Alternatives and similar repositories for OPDB
Users that are interested in OPDB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IDEA project source files☆115Apr 15, 2026Updated 3 months ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆19May 19, 2021Updated 5 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated last year
- EPFL logic synthesis benchmarks☆260May 6, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Jun 24, 2022Updated 4 years ago
- The OpenPiton Platform☆803Feb 25, 2026Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated last year
- Multiple approaches to statistical simulation for computer architects☆14Jun 1, 2020Updated 6 years ago
- Logic Minimization in Python☆26Mar 25, 2026Updated 4 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆23Mar 28, 2023Updated 3 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- AVR CPU Core Implementation in Verilog HDL.☆15Oct 28, 2018Updated 7 years ago
- Hardware implementation of ORAM☆24Jul 12, 2017Updated 9 years ago
- An open-source custom cache generator.☆37Mar 14, 2024Updated 2 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- RTLMeter benchmark suite☆31Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,204Updated this week
- An open source tool for testing and profiling FaaS and serverless platforms☆111Jun 28, 2026Updated 3 weeks ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- ☆12Feb 9, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Concurrent CPU-GPU Programming using Task Models☆110Dec 19, 2019Updated 6 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆18Apr 17, 2021Updated 5 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- design and verification of asynchronous circuits☆51Jul 9, 2026Updated 2 weeks ago
- ☆12Mar 22, 2022Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year