OpenPiton Design Benchmark
☆29Mar 6, 2023Updated 3 years ago
Alternatives and similar repositories for OPDB
Users that are interested in OPDB are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IDEA project source files☆115Apr 15, 2026Updated 4 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆14Jun 5, 2020Updated 6 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆22Feb 22, 2024Updated 2 years ago
- Alogic is a Medium Level Synthesis language for digital logic that compiles swiftly into standard Verilog-2005 for implementation in ASIC…☆19May 19, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open-source FPGA research and prototyping framework.☆211Aug 8, 2024Updated 2 years ago
- EPFL logic synthesis benchmarks☆265Aug 13, 2026Updated 2 weeks ago
- ☆15Jun 24, 2022Updated 4 years ago
- The OpenPiton Platform☆811Feb 25, 2026Updated 6 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆152Jul 23, 2025Updated last year
- Multiple approaches to statistical simulation for computer architects☆15Jun 1, 2020Updated 6 years ago
- Logic Minimization in Python☆26Mar 25, 2026Updated 5 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- ☆23Mar 28, 2023Updated 3 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- GDS visualization, geometry analysis, and parallelized capacitance extraction at field-solver accuracy. MS thesis project.☆26Jul 1, 2024Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- An open-source custom cache generator.☆37Mar 14, 2024Updated 2 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- RTLMeter benchmark suite☆32Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,216Updated this week
- An open source tool for testing and profiling FaaS and serverless platforms☆111Aug 11, 2026Updated 3 weeks ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 5 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- ☆12Feb 9, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Concurrent CPU-GPU Programming using Task Models☆110Dec 19, 2019Updated 6 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Verilog CAN controller that is compatible to the SJA 1000.☆19Apr 17, 2021Updated 5 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- design and verification of asynchronous circuits☆51Aug 19, 2026Updated 2 weeks ago
- ☆12Mar 22, 2022Updated 4 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆50Nov 18, 2024Updated last year