PrincetonUniversity / OPDBLinks
OpenPiton Design Benchmark
☆25Updated 2 years ago
Alternatives and similar repositories for OPDB
Users that are interested in OPDB are comparing it to the libraries listed below
Sorting:
- IDEA project source files☆106Updated 7 months ago
- Next generation CGRA generator☆112Updated this week
- ☆33Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 7 months ago
- ☆105Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆66Updated 2 years ago
- ☆86Updated last year
- ☆44Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- OpenDesign Flow Database☆16Updated 6 years ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 weeks ago
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆49Updated 9 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆32Updated 5 months ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- DATC RDF☆50Updated 4 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- Supplemental technology files for ASAP7 PDK with Synopsys design flow☆14Updated 2 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year