PrincetonUniversity / OPDBLinks
OpenPiton Design Benchmark
☆25Updated 2 years ago
Alternatives and similar repositories for OPDB
Users that are interested in OPDB are comparing it to the libraries listed below
Sorting:
- IDEA project source files☆106Updated 6 months ago
- ☆33Updated 5 years ago
- EDA physical synthesis optimization kit☆57Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- ☆44Updated 5 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆105Updated 5 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- DATC RDF☆50Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- Next generation CGRA generator☆111Updated last week
- ☆38Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆66Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated this week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- RippleFPGA, A Simultaneous Pack-and-Place Algorithm for UltraScale FPGA☆90Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago