cornell-zhang / eqmapLinks
Using e-graphs for logic synthesis
☆24Updated 3 weeks ago
Alternatives and similar repositories for eqmap
Users that are interested in eqmap are comparing it to the libraries listed below
Sorting:
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- ☆17Updated 8 months ago
- ☆16Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Updated 8 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆24Updated 5 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated last year
- EQueue Dialect☆41Updated 3 years ago
- ☆17Updated 3 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆16Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆32Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆22Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆61Updated 8 months ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆24Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆18Updated 2 weeks ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- CGRA framework with vectorization support.☆40Updated this week