cornell-zhang / eqmapLinks
Using e-graphs for logic synthesis
☆28Updated this week
Alternatives and similar repositories for eqmap
Users that are interested in eqmap are comparing it to the libraries listed below
Sorting:
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆38Updated last week
- ☆16Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆40Updated last year
- ☆17Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆20Updated 3 years ago
- ☆17Updated 8 months ago
- ☆18Updated 4 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆17Updated 2 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆29Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 9 months ago
- CGRA framework with vectorization support.☆41Updated last week
- ☆42Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- This is a python repo for flattening Verilog☆20Updated 7 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- ☆60Updated 8 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago