Using e-graphs for logic synthesis (ICCAD'25)
☆33Mar 19, 2026Updated this week
Alternatives and similar repositories for eqmap
Users that are interested in eqmap are comparing it to the libraries listed below
Sorting:
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆17Apr 4, 2025Updated 11 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆31Jan 15, 2026Updated 2 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- Agentic Benchmark for LLM-Crafted Heuristics in Combinatorial Optimization (ICLR'26)☆67Mar 5, 2026Updated 2 weeks ago
- Codebase for ICML'24 paper: Learning from Students: Applying t-Distributions to Explore Accurate and Efficient Formats for LLMs☆27Jun 25, 2024Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- ☆17Mar 26, 2025Updated 11 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Updated this week
- ☆18Aug 9, 2025Updated 7 months ago
- GARNET: Reduced-Rank Topology Learning for Robust and Scalable Graph Neural Networks☆36Oct 1, 2023Updated 2 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Dec 6, 2020Updated 5 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated last month
- QuickEst repository: Quick Estimation of Quality of Results☆26Oct 23, 2018Updated 7 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 8 months ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 11 months ago
- GraphZoom: A Multi-level Spectral Approach for Accurate and Scalable Graph Embedding (ICLR'20 Oral)☆113Mar 24, 2023Updated 2 years ago
- Conditional channel- and precision-pruning on neural networks☆72Mar 4, 2020Updated 6 years ago
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆42Apr 6, 2024Updated last year
- Allo Accelerator Design and Programming Framework (PLDI'24)☆361Mar 13, 2026Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- MLIR+EqSat☆26Jan 10, 2026Updated 2 months ago
- generating hardware accelerators for pangenomic graph queries☆40Feb 26, 2026Updated 3 weeks ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆41Dec 24, 2025Updated 2 months ago
- egraph <-> json☆16Dec 29, 2025Updated 2 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆171Updated this week
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆170Nov 7, 2023Updated 2 years ago