msoeken / alice
C++ command shell library
☆51Updated last month
Related projects ⓘ
Alternatives and complementary repositories for alice
- netlistDB - Intermediate format for digital hardware representation with graph database API☆29Updated 3 years ago
- An advanced header-only exact synthesis library☆23Updated last year
- C++ parsing library for simple formats used in logic synthesis and formal verification☆35Updated 4 months ago
- Collection of test cases for Yosys☆16Updated 2 years ago
- C++ header-only reasoning library☆11Updated 3 months ago
- C++ truth table library☆50Updated 7 months ago
- Parsing library for BLIF netlists☆18Updated last week
- IO and Pin Placer for Floorplan-Placement Subflow☆23Updated 4 years ago
- ☆22Updated last year
- A circuit toolkit☆95Updated 4 years ago
- ☆20Updated 3 years ago
- C++ header-only exact synthesis library☆15Updated last year
- A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…☆38Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆30Updated 6 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- ☆11Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- Qrouter detail router for digital ASIC designs☆56Updated last month
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 7 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆11Updated 5 years ago
- Benchmarks for Yosys development☆21Updated 4 years ago
- An Extensible Framework for Hardware Verification and Debugging☆18Updated 2 years ago
- demo on simple channel router☆12Updated 5 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆46Updated 9 years ago
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 4 years ago
- Open Source Detailed Placement engine☆11Updated 4 years ago
- GUI for SymbiYosys☆12Updated 7 months ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 4 years ago