C++ command shell library
☆54Sep 30, 2024Updated last year
Alternatives and similar repositories for alice
Users that are interested in alice are comparing it to the libraries listed below
Sorting:
- C++ header-only exact synthesis library☆17Jan 18, 2023Updated 3 years ago
- C++ header-only reasoning library☆16Jul 11, 2024Updated last year
- C++ Library for Quantum State Preparation (QSP)☆12Jan 5, 2023Updated 3 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆39Jun 28, 2024Updated last year
- ☆28Nov 10, 2020Updated 5 years ago
- C++ truth table library☆65Jul 30, 2025Updated 7 months ago
- Showcase examples for EPFL logic synthesis libraries☆202Apr 5, 2024Updated last year
- C++ logic network library☆279Sep 30, 2025Updated 5 months ago
- A logic synthesis tool☆84Sep 8, 2025Updated 5 months ago
- An advanced header-only exact synthesis library☆30Nov 24, 2022Updated 3 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- A minimal cross-platform C++ build automation tool written in Python☆11Sep 23, 2025Updated 5 months ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- A circuit toolkit☆107Feb 23, 2020Updated 6 years ago
- Optimization results for superconducting electronic (SCE) circuits☆18Dec 5, 2023Updated 2 years ago
- Copying Garbage Collector☆14May 13, 2020Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- USB driver for android device with AOA protocol to use it as monitor, keyboard or mouse☆11Mar 5, 2015Updated 11 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- C++17 Library for analysis, compilation/synthesis, and optimization of quantum circuits☆104Jul 13, 2023Updated 2 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.☆12Dec 5, 2018Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Mar 29, 2021Updated 4 years ago
- MentPy is an open-source software for simulations of measurement-based quantum computing circuits and quantum machine learning.☆23Oct 23, 2023Updated 2 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- ☆10Dec 18, 2017Updated 8 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆17May 4, 2024Updated last year
- ☆18Jun 3, 2017Updated 8 years ago
- python script that generates c++ mapping classes for a given json☆13Aug 2, 2022Updated 3 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago