msoeken / aliceLinks
C++ command shell library
☆53Updated 11 months ago
Alternatives and similar repositories for alice
Users that are interested in alice are comparing it to the libraries listed below
Sorting:
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆37Updated last year
- C++ header-only reasoning library☆17Updated last year
- C++ truth table library☆59Updated last month
- An advanced header-only exact synthesis library☆27Updated 2 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- A circuit toolkit☆105Updated 5 years ago
- ☆20Updated 4 years ago
- Parsing library for BLIF netlists☆19Updated 9 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated 2 years ago
- C++ header-only exact synthesis library☆18Updated 2 years ago
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆13Updated 6 years ago
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- The PE for the second generation CGRA (garnet).☆17Updated 4 months ago
- FPGA Assembly (FASM) Parser and Generator☆95Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 5 years ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆13Updated 8 years ago
- ☆12Updated 5 years ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Updated last year
- RISC-V GPGPU☆34Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- firrtlator is a FIRRTL C++ library☆23Updated 8 years ago
- Framework Open EDA Gui☆68Updated 8 months ago
- Niklas Een's ABC/ZZ framework☆23Updated 3 years ago