msoeken / aliceLinks
C++ command shell library
☆53Updated 8 months ago
Alternatives and similar repositories for alice
Users that are interested in alice are comparing it to the libraries listed below
Sorting:
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- C++ parsing library for simple formats used in logic synthesis and formal verification☆36Updated 11 months ago
- C++ header-only reasoning library☆16Updated 10 months ago
- An advanced header-only exact synthesis library☆26Updated 2 years ago
- C++ truth table library☆56Updated 2 weeks ago
- Parsing library for BLIF netlists☆19Updated 7 months ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆25Updated 6 months ago
- A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…☆39Updated 6 months ago
- ☆22Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- IO and Pin Placer for Floorplan-Placement Subflow☆22Updated 4 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- C++ header-only exact synthesis library☆17Updated 2 years ago
- Niklas Een's ABC/ZZ framework☆22Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- Welcome to Birds-of-a-Feather: Open-Source-Academic-EDA-Software !☆12Updated 6 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- A circuit toolkit☆102Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- Optimization results for superconducting electronic (SCE) circuits☆13Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆20Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 7 months ago
- A simple dot file / graph generator for Verilog syntax trees.☆22Updated 8 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated last month