GJigar / ZYNQ_CNNLinks
☆19Updated 3 years ago
Alternatives and similar repositories for ZYNQ_CNN
Users that are interested in ZYNQ_CNN are comparing it to the libraries listed below
Sorting:
- Open IP in Hardware Description Language.☆26Updated 2 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- ☆35Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆53Updated 3 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆23Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆10Updated 5 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 6 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆105Updated last month
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- ☆42Updated 4 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- ☆20Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago