☆19Sep 12, 2022Updated 3 years ago
Alternatives and similar repositories for ZYNQ_CNN
Users that are interested in ZYNQ_CNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- zero-riscy CPU Core☆19Jun 10, 2018Updated 7 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆30Dec 21, 2020Updated 5 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆24Mar 19, 2022Updated 4 years ago
- CNN Implemetation on ZYNQ-7010☆25Sep 24, 2023Updated 2 years ago
- 电子科技大学硕士毕设☆10Jun 4, 2019Updated 6 years ago
- ☆11Jul 25, 2018Updated 7 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆45Sep 26, 2023Updated 2 years ago
- A Simple RealTime PathFinding Robot Based on Implementation of DQN Algoriththm on Xilinx Zynq ARM Cortex-A Hard Processor (My B.Sc. Thesi…☆12Dec 7, 2019Updated 6 years ago
- Utility to convert a KiCad netlist into a PCBNEW .kicad_pcb file.☆15Nov 4, 2025Updated 6 months ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆24Jun 30, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆11Mar 6, 2020Updated 6 years ago
- JPEG2000 compression coder on Xilinx Virtex 5 FPGA☆18Jul 17, 2013Updated 12 years ago
- 海思mpp视频处理平台测试代码☆12Sep 22, 2020Updated 5 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆14Aug 26, 2021Updated 4 years ago
- This is a demo for still image compression application☆14Apr 14, 2018Updated 8 years ago
- 开放验证平台NutShell Cache验证案例☆11Dec 2, 2025Updated 5 months ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- rubik's cube kocimeba solution implement☆15Aug 5, 2023Updated 2 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- A simple JPEG2000 hardware encoder☆26Sep 29, 2020Updated 5 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- This is 8 channels BISS-C FPGA hardware board design☆28Nov 8, 2023Updated 2 years ago
- ☆13Oct 9, 2023Updated 2 years ago
- The screen-oriented text editor for RT-Thread.☆16Apr 20, 2024Updated 2 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Implementation network trimming using pytorch☆15Apr 20, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- ☆19Jul 12, 2024Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- Spark on Pynq☆49Jul 24, 2019Updated 6 years ago
- An HBM FPGA based SpMV Accelerator☆18Aug 29, 2024Updated last year