☆19Sep 12, 2022Updated 3 years ago
Alternatives and similar repositories for ZYNQ_CNN
Users that are interested in ZYNQ_CNN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- zero-riscy CPU Core☆18Jun 10, 2018Updated 7 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆30Dec 21, 2020Updated 5 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- ☆24Mar 19, 2022Updated 4 years ago
- ☆11Jul 25, 2018Updated 7 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆45Sep 26, 2023Updated 2 years ago
- Utility to convert a KiCad netlist into a PCBNEW .kicad_pcb file.☆14Nov 4, 2025Updated 4 months ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆22Jun 30, 2025Updated 8 months ago
- This project implemented an unoptimized simple convolutional neural network in ZYNQ's PL and realized data transmission through axidma dr…☆12Aug 5, 2018Updated 7 years ago
- JPEG2000 compression coder on Xilinx Virtex 5 FPGA☆17Jul 17, 2013Updated 12 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- This is a demo for still image compression application☆14Apr 14, 2018Updated 7 years ago
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- A simple JPEG2000 hardware encoder☆25Sep 29, 2020Updated 5 years ago
- This is 8 channels BISS-C FPGA hardware board design☆28Nov 8, 2023Updated 2 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Implementation network trimming using pytorch☆15Apr 20, 2020Updated 5 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- ☆19Jul 12, 2024Updated last year
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆13Jun 4, 2024Updated last year
- A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process.☆42Nov 17, 2014Updated 11 years ago
- Spark on Pynq☆49Jul 24, 2019Updated 6 years ago
- 2021电子设计竞赛工程文档☆11Dec 15, 2023Updated 2 years ago
- Electric Circuits Domain for webGME☆16Mar 30, 2023Updated 2 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 2 years ago
- AES RoCC Accelerator☆10May 20, 2021Updated 4 years ago
- ☆125Jul 22, 2020Updated 5 years ago
- High-speed lossless data compression of 16 to 512 bytes--get better average compression than QuickLZ for 512-byte blocks. td512 maintains…☆27Feb 14, 2022Updated 4 years ago
- ☆18Mar 15, 2021Updated 5 years ago
- first-order deep learning accelerator model☆22Nov 27, 2017Updated 8 years ago
- ☆17Oct 28, 2025Updated 4 months ago
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆25Dec 19, 2023Updated 2 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- Nuclei Board Labs☆59Jan 8, 2024Updated 2 years ago