GJigar / ZYNQ_CNNLinks
☆19Updated 2 years ago
Alternatives and similar repositories for ZYNQ_CNN
Users that are interested in ZYNQ_CNN are comparing it to the libraries listed below
Sorting:
- ☆10Updated 4 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 10 months ago
- ☆20Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆16Updated 7 months ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆10Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- Build an open source, extremely simple DMA.☆22Updated 6 years ago
- 一个基于AXI接口的PL端卷积加速器,可由PS端调用☆13Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆36Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- fpga跑sobel识别算法☆35Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆32Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- ☆16Updated last year
- ☆61Updated 2 years ago