Junyi-Liu / benchmarks-HLSLinks
Benchmarks, testbenches, and transformed codes for high-level synthesis research
☆13Updated 7 years ago
Alternatives and similar repositories for benchmarks-HLS
Users that are interested in benchmarks-HLS are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆27Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 11 months ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆37Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆21Updated 2 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated 2 years ago
- DATuner Repository☆18Updated 6 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆13Updated 4 years ago
- ☆58Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- ☆36Updated 4 years ago
- ILA Model Database☆23Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- An infrastructure for integrated EDA☆41Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆17Updated last week
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago