Junyi-Liu / benchmarks-HLS
Benchmarks, testbenches, and transformed codes for high-level synthesis research
☆13Updated 7 years ago
Alternatives and similar repositories for benchmarks-HLS:
Users that are interested in benchmarks-HLS are comparing it to the libraries listed below
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- Fast Floating Point Operators for High Level Synthesis☆20Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- DASS HLS Compiler☆28Updated last year
- ☆26Updated 7 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- ☆15Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 4 months ago
- ☆23Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 2 months ago
- ☆27Updated 5 years ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Benchmarks for High-Level Synthesis☆10Updated last year
- ☆24Updated 5 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- ☆10Updated 2 years ago
- ☆16Updated 6 years ago
- ☆23Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago