Junyi-Liu / benchmarks-HLSLinks
Benchmarks, testbenches, and transformed codes for high-level synthesis research
☆13Updated 8 years ago
Alternatives and similar repositories for benchmarks-HLS
Users that are interested in benchmarks-HLS are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 11 months ago
- ☆28Updated 7 years ago
- Fast Floating Point Operators for High Level Synthesis☆22Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆37Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- ILA Model Database☆23Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- ☆30Updated 6 years ago
- ☆58Updated 2 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆23Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- ☆27Updated 5 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆34Updated 6 months ago
- ☆36Updated 4 years ago
- CGRA framework with vectorization support.☆34Updated last week
- ☆13Updated 3 years ago
- ☆16Updated 2 years ago