Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/
☆19Jan 21, 2022Updated 4 years ago
Alternatives and similar repositories for FINN_MatrixVector_RTL
Users that are interested in FINN_MatrixVector_RTL are comparing it to the libraries listed below
Sorting:
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- Vitis HLS Library for FINN☆215Updated this week
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- ☆16Oct 29, 2021Updated 4 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆49Nov 12, 2024Updated last year
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆43Jul 3, 2025Updated 7 months ago
- ☆30Apr 26, 2019Updated 6 years ago
- Low-Precision YOLO on PYNQ with FINN☆36Nov 26, 2023Updated 2 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 8 months ago
- 网络流量大小预测(基于Abilene数据库)☆13Apr 10, 2020Updated 5 years ago
- 使用unet模型结构在Tusimple数据集上训练得到预测车道线的效果。☆10Dec 27, 2021Updated 4 years ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Jan 5, 2025Updated last year
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- Low Precision(quantized) Yolov5☆47Mar 24, 2025Updated 11 months ago
- ☆10Dec 26, 2023Updated 2 years ago
- Symbolic range analysis for LLVM.☆12Jan 10, 2016Updated 10 years ago
- An implementation of RV32I based on EECS151☆10Jan 30, 2024Updated 2 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- The first large scale formally verified reasoning dataset for Verilog☆19May 16, 2025Updated 9 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- A simple library to provide control over the hx711 load cell module for STM32☆14May 28, 2023Updated 2 years ago
- ☆10Mar 20, 2021Updated 4 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Aug 5, 2022Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Generate an FPGA design for a TWN☆10Nov 4, 2019Updated 6 years ago
- Official git for "Fast Affine Motion Estimation for Versatile Video Coding (VVC) Encoding"☆11Sep 14, 2020Updated 5 years ago
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- ☆10Sep 3, 2016Updated 9 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆29Nov 8, 2025Updated 3 months ago
- ☆11Jul 24, 2017Updated 8 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 4 years ago
- 100G Udp Link For axi Stream☆14Jun 27, 2023Updated 2 years ago