asadalam / FINN_MatrixVector_RTLLinks
Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/
☆19Updated 4 years ago
Alternatives and similar repositories for FINN_MatrixVector_RTL
Users that are interested in FINN_MatrixVector_RTL are comparing it to the libraries listed below
Sorting:
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- ☆72Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆106Updated last year
- ☆65Updated 5 years ago
- An LSTM template and a few examples using Vivado HLS☆47Updated last year
- NeuraLUT-Assemble☆47Updated 5 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆33Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆84Updated 4 years ago
- ☆22Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- CNN accelerator☆29Updated 8 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Updated 2 weeks ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50Updated 11 months ago
- ☆45Updated this week
- ☆29Updated 6 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆104Updated 2 weeks ago
- ☆30Updated 6 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- Systolic-array based Deep Learning Accelerator generator☆28Updated 5 years ago
- Template for project1 TPU☆22Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- A DSL for Systolic Arrays☆83Updated 7 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 3 years ago