Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/
☆20Jan 21, 2022Updated 4 years ago
Alternatives and similar repositories for FINN_MatrixVector_RTL
Users that are interested in FINN_MatrixVector_RTL are comparing it to the libraries listed below
Sorting:
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- ☆13Mar 25, 2025Updated 11 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- Vitis HLS Library for FINN☆216Feb 25, 2026Updated 3 weeks ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- ☆14Oct 8, 2024Updated last year
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jan 27, 2023Updated 3 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆49Nov 12, 2024Updated last year
- ☆16Oct 29, 2021Updated 4 years ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆14Aug 24, 2023Updated 2 years ago
- Low-Precision YOLO on PYNQ with FINN☆37Nov 26, 2023Updated 2 years ago
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆43Jul 3, 2025Updated 8 months ago
- Low Precision(quantized) Yolov5☆47Mar 24, 2025Updated 11 months ago
- ☆14Nov 3, 2024Updated last year
- the xoroshiro32++ and xoroshiro64++ PRNG algorthims by David Blackman and Sebastiano Vigna in C++, Verilog, VHDL and SpinalHDL.☆16Dec 2, 2018Updated 7 years ago
- Mini project for Digital Signal Processing (ECE 6750) at UVA☆18Jul 1, 2020Updated 5 years ago
- ☆10Nov 5, 2019Updated 6 years ago
- Timer interrupt driven software PWM for all AVR I/O pins☆15Jun 12, 2023Updated 2 years ago
- ☆10Dec 26, 2023Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- ☆10Dec 10, 2022Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆30Nov 8, 2025Updated 4 months ago
- Angular 7/8/9 Application with PHP Back-End Example☆12Mar 4, 2020Updated 6 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- Unofficial Pytorch-Implementation of "1M parameters are enough? A lightweight CNN-Based model for medical image segmentation".☆13Aug 15, 2023Updated 2 years ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated 8 months ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- A fork of llama3.c used to do some R&D on inferencing☆22Dec 20, 2024Updated last year
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Apr 17, 2024Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆94Jan 5, 2025Updated last year
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- 使用unet模型结构在Tusimple数据集上训练得到预测车道线的效果。☆10Dec 27, 2021Updated 4 years ago
- Drastically Reducing the Number of Trainable Parameters in Deep CNNs by Inter-layer Kernel-sharing☆14Mar 28, 2023Updated 2 years ago
- ☆24Apr 20, 2024Updated last year