Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/
☆21Jan 21, 2022Updated 4 years ago
Alternatives and similar repositories for FINN_MatrixVector_RTL
Users that are interested in FINN_MatrixVector_RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis HLS Library for FINN☆229Oct 19, 2026Updated last week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆18Oct 22, 2026Updated last week
- Dataflow compiler for QNN inference on FPGAs☆1,085Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆265Mar 10, 2026Updated 7 months ago
- Low Precision(quantized) Yolov5☆48Mar 24, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Low-Precision YOLO on PYNQ with FINN☆40Nov 26, 2023Updated 2 years ago
- ☆14Mar 25, 2025Updated last year
- Silicon-proven INT8 systolic NPU (8×8 MAC array) taped out on SkyWater 130nm via LibreLane. Features a custom 32-bit ISA, UART–APB host i…☆20May 24, 2026Updated 5 months ago
- ☆30Mar 21, 2018Updated 8 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- 🧠 Benchmark facility to train networks on different datasets for PyTorch/Brevitas☆27Jul 28, 2026Updated 3 months ago
- Composable HLS library for rapid development of LLM accelerators. FlexLLM enables spatial-temporal hybrid architectures, with parameteriz…☆33Aug 17, 2026Updated 2 months ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆20Dec 29, 2024Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆99Jan 5, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15Jun 10, 2026Updated 4 months ago
- This repo is tutorial on how to contribute to Vyommedha SoC☆12Sep 18, 2025Updated last year
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆62Oct 9, 2026Updated 3 weeks ago
- ☆18Oct 29, 2021Updated 5 years ago
- SPI-Programmable 4-Lane int8 SIMT GPU ASIC with hardware branch divergence and custom 16-bit ISA on the SKY130 PDK, TTSKY26c Tiny Tapeout…☆29Sep 7, 2026Updated last month
- Angular implementation of BlockNote☆12Apr 16, 2026Updated 6 months ago
- ☆11Nov 5, 2019Updated 6 years ago
- Brevitas: neural network quantization in PyTorch☆1,590Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆252Oct 13, 2020Updated 6 years ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆16Aug 24, 2023Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- ☆11Dec 18, 2020Updated 5 years ago
- ☆29Feb 21, 2018Updated 8 years ago
- A python-based transactional level model for a Eyeriss as a systolic array☆10Dec 19, 2018Updated 7 years ago
- Family of Gradle plugins that provide support for hardware design and verification languages☆10Aug 16, 2026Updated 2 months ago
- ☆13Oct 8, 2024Updated 2 years ago
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jun 12, 2023Updated 3 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- ☆15Mar 25, 2025Updated last year
- Angular 7/8/9 Application with PHP Back-End Example☆12Mar 4, 2020Updated 6 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- this repo contains matlab files associated with digital signal processing☆10Dec 18, 2014Updated 11 years ago