Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/
☆20Jan 21, 2022Updated 4 years ago
Alternatives and similar repositories for FINN_MatrixVector_RTL
Users that are interested in FINN_MatrixVector_RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 5 years ago
- Vitis HLS Library for FINN☆226May 27, 2026Updated 2 months ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 5 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- Project Details of Vehicle Tracking System☆10Apr 21, 2017Updated 9 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Dataflow compiler for QNN inference on FPGAs☆1,038Updated this week
- ☆30Mar 21, 2018Updated 8 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆261Mar 10, 2026Updated 5 months ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆50Nov 12, 2024Updated last year
- Open-source AI acceleration on FPGA: from ONNX to RTL☆56Jun 4, 2026Updated 2 months ago
- ☆16Oct 29, 2021Updated 4 years ago
- This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board…☆15Aug 24, 2023Updated 2 years ago
- ☆11Dec 18, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Low Precision(quantized) Yolov5☆48Mar 24, 2025Updated last year
- ☆14Oct 8, 2024Updated last year
- ☆15Mar 25, 2025Updated last year
- Brevitas: neural network quantization in PyTorch☆1,562Updated this week
- ☆29Feb 21, 2018Updated 8 years ago
- ☆13Mar 5, 2024Updated 2 years ago
- Angular 7/8/9 Application with PHP Back-End Example☆12Mar 4, 2020Updated 6 years ago
- Unofficial Pytorch-Implementation of "1M parameters are enough? A lightweight CNN-Based model for medical image segmentation".☆13Aug 15, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Dec 26, 2023Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 4 years ago
- Latest in the line of the E32 processors with better/generic cache placement☆10Feb 25, 2023Updated 3 years ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- 网络流量大小预测(基于Abilene数据库)☆13Apr 10, 2020Updated 6 years ago
- ☆21Nov 8, 2025Updated 9 months ago
- Consolidated repository for course materials from the BEE program at NUST-SEECS☆21Apr 8, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- 使用unet模型结构在Tusimple数据集上训练得到预测车道线的效果。☆10Dec 27, 2021Updated 4 years ago
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- ☆253Oct 13, 2020Updated 5 years ago
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Updated this week