LaErre9 / Zynq_Ultrascale_Vitis_AI_CNN_ZCU102
Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional Neural Networks on ZCU102 using VITIS AI, evaluating performance on the board compared to Cloud infrastructure. Developed for educational exam purposes.
☆16Updated last year
Alternatives and similar repositories for Zynq_Ultrascale_Vitis_AI_CNN_ZCU102
Users that are interested in Zynq_Ultrascale_Vitis_AI_CNN_ZCU102 are comparing it to the libraries listed below
Sorting:
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- ☆26Updated 2 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆68Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 6 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- FPGA实现动态图像识别☆21Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆54Updated 2 months ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆10Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 4 years ago
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆19Updated 2 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆12Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆58Updated last year
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago