LaErre9 / Zynq_Ultrascale_Vitis_AI_CNN_ZCU102Links
Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional Neural Networks on ZCU102 using VITIS AI, evaluating performance on the board compared to Cloud infrastructure. Developed for educational exam purposes.
☆17Updated last year
Alternatives and similar repositories for Zynq_Ultrascale_Vitis_AI_CNN_ZCU102
Users that are interested in Zynq_Ultrascale_Vitis_AI_CNN_ZCU102 are comparing it to the libraries listed below
Sorting:
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆98Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- FPGA实现动态图像识别☆22Updated 5 years ago
- Low-Precision YOLO on PYNQ with FINN☆32Updated last year
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- UCSD CSE 237D Spring '20 Course Project☆18Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆187Updated last year
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- PYNQ-Based MNIST with Tensorflow Lite☆21Updated 7 months ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆62Updated 5 years ago
- 中文:☆102Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆48Updated 2 years ago