LaErre9 / Zynq_Ultrascale_Vitis_AI_CNN_ZCU102
Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional Neural Networks on ZCU102 using VITIS AI, evaluating performance on the board compared to Cloud infrastructure. Developed for educational exam purposes.
☆13Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for Zynq_Ultrascale_Vitis_AI_CNN_ZCU102
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- FPGA实现动态图像识别☆13Updated 4 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆32Updated last week
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆21Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆34Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆68Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆13Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆51Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago