Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional Neural Networks on ZCU102 using VITIS AI, evaluating performance on the board compared to Cloud infrastructure. Developed for educational exam purposes.
☆21Apr 8, 2024Updated 2 years ago
Alternatives and similar repositories for Zynq_Ultrascale_Vitis_AI_CNN_ZCU102
Users that are interested in Zynq_Ultrascale_Vitis_AI_CNN_ZCU102 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [Applied Intelligence 2022] Python code for ACP☆12Sep 5, 2023Updated 2 years ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆18Feb 25, 2021Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework.☆15Nov 1, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- HLS Custom-Precision Floating-Point Library☆13Nov 6, 2017Updated 8 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Oct 15, 2019Updated 6 years ago
- ☆14Mar 24, 2022Updated 4 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- Low Density Parity Check Decoder☆19Sep 12, 2016Updated 9 years ago
- ☆16May 9, 2022Updated 4 years ago
- LLM-guided hyperparameter tuning☆10Oct 7, 2023Updated 2 years ago
- PyTorch implementation of Towards Efficient Training for Neural Network Quantization☆16Jan 16, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- [AAAI 2025] Official data and code for "TB-HSU: Hierarchical 3D Scene Understanding with Contextual Affordances"☆15Sep 11, 2025Updated 10 months ago
- [CVPR 2025] Official repository for GETA☆43Nov 5, 2025Updated 8 months ago
- How to use LabVIEW FPGA with a MicroBlaze soft-core processor and to communicate via a UART.☆11May 13, 2018Updated 8 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Documentation of YADAN, a RISC-V Core, SoC, and Board. Designed for engineering education. // 鸭蛋的文档。☆16Jun 9, 2026Updated last month
- ☆13Aug 2, 2023Updated 2 years ago
- ☆11Aug 2, 2024Updated last year
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- An efficient implementation of a stochastic Spiking Neural Network for handwrittend digits recognition☆10Feb 27, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA-based SNN Accelerator Toy☆45Apr 17, 2026Updated 2 months ago
- The code to simulate spiking neural networks as used in the paper "Spiking Time-Dependent Plasticity Leads to Efficient Coding of Predict…☆10Nov 24, 2019Updated 6 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Keras - Rede Neural Convolucional para reconhecimento de dígitos escritos à mão☆11Jun 14, 2020Updated 6 years ago
- Using LSTM RNN to forecast time series; includes sine wave, electrocardiogram and ad impression forecasting☆11Aug 26, 2016Updated 9 years ago
- ffmpeg + x264+ x265 + libde265 + opengl es display☆16Dec 24, 2016Updated 9 years ago
- To predict the air quality index using meterological data using machine learning algorithms and LSTM(Long Short Term Memory)☆10Oct 3, 2019Updated 6 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆15Jul 12, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Jul 2, 2016Updated 10 years ago
- A series of mainstream machine learning algorithms implement on FPGA.☆15Sep 1, 2021Updated 4 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆63Dec 21, 2018Updated 7 years ago
- ☆14Jun 22, 2022Updated 4 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆14Jun 4, 2024Updated 2 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆176Mar 5, 2025Updated last year
- ccsds ldpc encdoer and decoder.(CCSDS 131.1-O-2)☆25Sep 25, 2024Updated last year