LaErre9 / Zynq_Ultrascale_Vitis_AI_CNN_ZCU102Links
Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional Neural Networks on ZCU102 using VITIS AI, evaluating performance on the board compared to Cloud infrastructure. Developed for educational exam purposes.
☆17Updated last year
Alternatives and similar repositories for Zynq_Ultrascale_Vitis_AI_CNN_ZCU102
Users that are interested in Zynq_Ultrascale_Vitis_AI_CNN_ZCU102 are comparing it to the libraries listed below
Sorting:
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 6 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- FPGA实现动态图像识别☆21Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆27Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆46Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆64Updated last year
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆76Updated 5 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- 2020 xilinx summer school☆17Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago