ptoupas / amd-open-hardware-23
This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model architecture.
☆41Updated last year
Alternatives and similar repositories for amd-open-hardware-23:
Users that are interested in amd-open-hardware-23 are comparing it to the libraries listed below
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 5 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- ☆63Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- ☆29Updated 5 months ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆54Updated 5 years ago
- AMD University Program HLS tutorial☆90Updated 5 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆80Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆32Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆50Updated 3 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆62Updated 8 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 9 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- Verilog implementation of Softmax function☆64Updated 2 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 10 months ago
- PYNQ Composabe Overlays☆71Updated 10 months ago
- ☆32Updated 7 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆33Updated 5 years ago
- ☆45Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago