This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model architecture.
☆51Jan 12, 2026Updated last month
Alternatives and similar repositories for amd-open-hardware-23
Users that are interested in amd-open-hardware-23 are comparing it to the libraries listed below
Sorting:
- A collection of tutorials for the fpgaConvNet framework.☆49Sep 20, 2024Updated last year
- ☆13Oct 26, 2023Updated 2 years ago
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆15Jul 12, 2024Updated last year
- ☆32Mar 31, 2025Updated 11 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- ☆19Mar 17, 2021Updated 4 years ago
- ☆19Mar 16, 2022Updated 3 years ago
- Neural Network Quantization With Fractional Bit-widths☆11Feb 19, 2021Updated 5 years ago
- ☆31Nov 7, 2024Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28May 11, 2022Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Jul 8, 2020Updated 5 years ago
- [TCAD 2021] Block Convolution: Towards Memory-Efficient Inference of Large-Scale CNNs on FPGA☆17Jul 7, 2022Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆143Jul 20, 2023Updated 2 years ago
- ☆22Oct 26, 2022Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 8 months ago
- ☆28Nov 5, 2021Updated 4 years ago
- TQT's pytorch implementation.☆21Dec 17, 2021Updated 4 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 5 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- ☆10Nov 27, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 6 years ago
- PYNQ Bootcamp 2019-2024 teaching materials.☆52Dec 18, 2024Updated last year
- ☆26May 9, 2023Updated 2 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆101Mar 14, 2025Updated 11 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- [CVPR 2022] DiSparse: Disentangled Sparsification for Multitask Model Compression☆14Sep 6, 2022Updated 3 years ago
- The official implementation of "NAS-BNN: Neural Architecture Search for Binary Neural Networks"☆13Aug 30, 2024Updated last year
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆11May 12, 2022Updated 3 years ago
- [ICML 2022] ShiftAddNAS: Hardware-Inspired Search for More Accurate and Efficient Neural Networks☆15May 18, 2022Updated 3 years ago
- Efficient GPU kernels for mixed-precision Vision Transformers in Triton☆18Sep 18, 2025Updated 5 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Jul 14, 2019Updated 6 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆244Aug 26, 2025Updated 6 months ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- Any-Precision Deep Neural Networks (AAAI 2021)☆62May 2, 2020Updated 5 years ago
- Post-training sparsity-aware quantization☆34Feb 26, 2023Updated 3 years ago