da-steve101 / twn_generator

Related projects ⓘ

Alternatives and complementary repositories for twn_generator

• da-steve101 / radio_modulation
  Classify modulation of signals
  ☆15Updated 4 years ago
• MartaAndronic / PolyLUT
  PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…
  ☆39Updated 9 months ago
• 0BAB1 / python_to_fpga_course
  A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…
  ☆14Updated 3 weeks ago
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆32Updated last year
• Xilinx / finn-base
  Open Source Compiler Framework using ONNX as Frontend and IR
  ☆29Updated 2 years ago
• da-steve101 / binary_connect_cifar
  An implementation of a BinaryConnect network for cifar10
  ☆11Updated 5 years ago
• AlexMontgomerie / fpgaconvnet-model
  Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.
  ☆27Updated this week
• awai54st / Logic-Shrinkage
  ☆20Updated 2 years ago
• awai54st / LUTNet
  ☆55Updated 4 years ago
• AaronJing / ApproxTrain
  ☆19Updated last year
• AlexMontgomerie / fpgaconvnet-hls
  ☆24Updated this week
• UCLA-VAST / FlexCNN
  ☆69Updated last year
• mohaghasemzadeh / ReBNet
  Residual Binarized Neural Network
  ☆44Updated 6 years ago
• enyac-group / MaxEVA
  MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)
  ☆15Updated 6 months ago
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• hqjenny / CoDeNet
  ☆19Updated 3 years ago
• dimdano / adapt
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆17Updated 8 months ago
• Xilinx / ResNet50-PYNQ
  Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
  ☆51Updated 2 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆40Updated 7 years ago
• walkieq / RNN_HLS
  An LSTM template and a few examples using Vivado HLS
  ☆42Updated 6 months ago
• jgoeders / dac_sdc_2020_designs
  Designs for finalist teams of the DAC System Design Contest
  ☆35Updated 4 years ago
• os-hxfan / BayesNN_FPGA
  FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
  ☆20Updated last year
• Xilinx / logicnets
  ☆82Updated 5 months ago
• lukasc-ch / ExtendedBitPlaneCompression
  Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…
  ☆17Updated 5 years ago
• DNN-Accelerators / Open-Source-IPs
  ☆32Updated 5 years ago
• Yang-YiFan / DiracDeltaNet
  PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
  ☆31Updated 5 years ago
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆26Updated 6 months ago
• max2ma / shiftNet
  ☆13Updated 4 years ago
• jgoeders / dac_sdc_2021
  ☆23Updated 3 years ago
• gicLAB / SECDA
  ☆18Updated last year