da-steve101 / twn_generator
Generate an FPGA design for a TWN
☆9Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for twn_generator
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆9Updated last year
- Classify modulation of signals☆15Updated 4 years ago
- A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…☆14Updated last month
- ☆19Updated last week
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆27Updated 2 weeks ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- Open Source Compiler Framework using ONNX as Frontend and IR☆29Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆15Updated 7 months ago
- ☆20Updated 2 years ago
- An implementation of a BinaryConnect network for cifar10☆11Updated 5 years ago
- FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.☆20Updated last year
- ☆32Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- ☆27Updated 5 years ago
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- ☆70Updated last year
- ☆23Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- ☆15Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 2 years ago
- ☆19Updated 3 years ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆55Updated 4 years ago
- ☆69Updated 4 years ago
- ☆10Updated 5 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆22Updated 2 years ago