da-steve101 / twn_generatorLinks
Generate an FPGA design for a TWN
☆10Updated 6 years ago
Alternatives and similar repositories for twn_generator
Users that are interested in twn_generator are comparing it to the libraries listed below
Sorting:
- An implementation of a BinaryConnect network for cifar10☆11Updated 6 years ago
- ☆35Updated 6 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Updated 2 years ago
- ☆32Updated 11 months ago
- ☆19Updated 4 years ago
- Classify modulation of signals☆15Updated 5 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆144Updated 5 years ago
- ☆72Updated 2 years ago
- ☆30Updated 7 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- ☆60Updated 5 years ago
- [ICML 2021] "Auto-NBA: Efficient and Effective Search Over the Joint Space of Networks, Bitwidths, and Accelerators" by Yonggan Fu, Yonga…☆15Updated 3 years ago
- ☆14Updated 5 years ago
- ☆16Updated 4 years ago
- ☆20Updated 8 months ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- This repository contains the hardware implementation for Static BFP convolution on FPGA☆10Updated 6 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Updated 6 years ago
- ☆20Updated 3 years ago
- ☆71Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆26Updated last year
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆15Updated 10 months ago
- ☆24Updated 2 years ago
- ☆23Updated 4 years ago
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Updated 3 years ago
- ☆22Updated 3 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago