chuliang007 / resnet20_trainingLinks
☆10Updated last year
Alternatives and similar repositories for resnet20_training
Users that are interested in resnet20_training are comparing it to the libraries listed below
Sorting:
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆11Updated 6 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- ☆46Updated 2 years ago
- ☆14Updated 3 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- ☆123Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆54Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- Collection of kernel accelerators optimised for LLM execution☆25Updated 3 weeks ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆196Updated 7 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆213Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 6 months ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆108Updated 10 months ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- The second place winner for DAC-SDC 2020☆98Updated 3 years ago
- Model LLM inference on single-core dataflow accelerators☆17Updated this week
- A bit-level sparsity-awared multiply-accumulate process element.☆18Updated last year
- (Not actively updating)Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.☆21Updated 11 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated 9 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago