UCSBarchlab / OpenTPULinks
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆679Updated 7 years ago
Alternatives and similar repositories for OpenTPU
Users that are interested in OpenTPU are comparing it to the libraries listed below
Sorting:
- Open source machine learning accelerators☆382Updated last year
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆510Updated 3 months ago
- The OpenPiton Platform☆719Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆419Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆170Updated 6 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆484Updated 6 years ago
- ☆276Updated this week
- Berkeley's Spatial Array Generator☆991Updated 3 months ago
- ☆1,575Updated this week
- NVDLA SW☆500Updated 4 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆282Updated last week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,041Updated 7 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆643Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆945Updated last month
- A Linux-capable RISC-V multicore for and by the world☆712Updated 2 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆845Updated 6 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆262Updated 3 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆225Updated last year
- Modular hardware build system☆1,049Updated this week
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆617Updated 5 years ago
- Documentation for NVDLA.☆250Updated 11 months ago
- VRoom! RISC-V CPU☆506Updated 10 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆377Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆441Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆510Updated 5 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆275Updated 2 months ago
- Vitis HLS LLVM source code and examples☆391Updated 9 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,089Updated 4 months ago