UCSBarchlab / OpenTPULinks
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆681Updated 7 years ago
Alternatives and similar repositories for OpenTPU
Users that are interested in OpenTPU are comparing it to the libraries listed below
Sorting:
- Open source machine learning accelerators☆384Updated last year
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆513Updated 4 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆490Updated 6 years ago
- Berkeley's Spatial Array Generator☆1,010Updated 3 months ago
- ☆284Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆173Updated this week
- The OpenPiton Platform☆723Updated 2 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆422Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated 3 weeks ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆284Updated last week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,054Updated 8 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆952Updated last month
- NVDLA SW☆501Updated 4 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆618Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆720Updated 3 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆339Updated last year
- Vitis HLS LLVM source code and examples☆393Updated 9 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆645Updated last year
- Modular hardware build system☆1,060Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆518Updated this week
- Small-scale Tensor Processing Unit built on an FPGA☆194Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆451Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆276Updated 3 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆847Updated 6 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆429Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,091Updated 5 months ago
- VRoom! RISC-V CPU☆508Updated 11 months ago