UCSBarchlab / OpenTPULinks
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆707Updated 7 years ago
Alternatives and similar repositories for OpenTPU
Users that are interested in OpenTPU are comparing it to the libraries listed below
Sorting:
- Open source machine learning accelerators☆392Updated last year
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆535Updated 8 months ago
- Berkeley's Spatial Array Generator☆1,115Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆978Updated 5 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆516Updated 6 years ago
- The OpenPiton Platform☆742Updated 2 months ago
- NVDLA SW☆510Updated 4 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆196Updated 3 weeks ago
- ☆302Updated this week
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆671Updated 2 years ago
- ☆1,773Updated last week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆218Updated 5 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆393Updated last month
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,129Updated last year
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆436Updated 3 months ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆865Updated last month
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆291Updated last week
- A Linux-capable RISC-V multicore for and by the world☆747Updated 3 weeks ago
- Open, Modular, Deep Learning Accelerator☆314Updated last year
- Modular hardware build system☆1,106Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆274Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆543Updated last month
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Updated last year
- Documentation for NVDLA.☆258Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆472Updated this week
- Vitis HLS LLVM source code and examples☆401Updated 2 months ago
- Virtual Platform for NVDLA☆157Updated 7 years ago
- BookSim 2.0☆382Updated last year
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆435Updated 5 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆620Updated 5 years ago