UCSBarchlab / OpenTPU
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆352Updated 6 years ago
Related projects: ⓘ
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆383Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆206Updated 4 years ago
- Documentation for NVDLA.☆232Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆369Updated last month
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆385Updated 4 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆254Updated last month
- Berkeley's Spatial Array Generator☆777Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆350Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆328Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆322Updated 4 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆199Updated 5 years ago
- The OpenPiton Platform☆626Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆225Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆253Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆418Updated last month
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆160Updated 2 years ago
- Virtual Platform for NVDLA☆135Updated 6 years ago
- A Linux-capable RISC-V multicore for and by the world☆597Updated 2 weeks ago
- Python-based hardware modeling framework☆235Updated 4 years ago
- ☆328Updated last year
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆259Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆392Updated 5 years ago
- Flexible Intermediate Representation for RTL☆720Updated 3 weeks ago
- NVDLA SW☆482Updated 3 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆376Updated last month
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆321Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆498Updated 2 weeks ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆219Updated last week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆212Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆192Updated last year