UCSBarchlab / OpenTPULinks
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆664Updated 7 years ago
Alternatives and similar repositories for OpenTPU
Users that are interested in OpenTPU are comparing it to the libraries listed below
Sorting:
- Berkeley's Spatial Array Generator☆972Updated 2 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆477Updated 6 years ago
- The OpenPiton Platform☆711Updated last month
- ☆1,551Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆415Updated last month
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆640Updated last year
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,019Updated 7 months ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆281Updated this week
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆505Updated 3 months ago
- Open source machine learning accelerators☆380Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆940Updated last week
- VeeR EH1 core☆884Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,041Updated 3 years ago
- Modular hardware build system☆1,032Updated this week
- NVDLA SW☆499Updated 4 years ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆838Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated last week
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆169Updated 5 months ago
- Documentation for XiangShan☆417Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,087Updated 3 months ago
- ☆192Updated last year
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆376Updated 3 weeks ago
- Digital Design with Chisel☆842Updated last month
- An open-source static random access memory (SRAM) compiler.☆911Updated 2 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- ☆274Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,877Updated last week