UCSBarchlab / OpenTPULinks
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆706Updated 7 years ago
Alternatives and similar repositories for OpenTPU
Users that are interested in OpenTPU are comparing it to the libraries listed below
Sorting:
- Open source machine learning accelerators☆388Updated last year
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆524Updated 5 months ago
- ☆288Updated this week
- The OpenPiton Platform☆730Updated last week
- Berkeley's Spatial Array Generator☆1,055Updated 3 weeks ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆508Updated 6 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆382Updated 2 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,086Updated 10 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆177Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆429Updated 3 weeks ago
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆852Updated 8 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆964Updated 3 months ago
- Vitis HLS LLVM source code and examples☆396Updated 11 months ago
- NVDLA SW☆505Updated 4 years ago
- ☆1,665Updated 2 weeks ago
- Modular hardware build system☆1,086Updated this week
- A Linux-capable RISC-V multicore for and by the world☆735Updated last month
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆265Updated 3 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated last month
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆290Updated last month
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆656Updated 2 years ago
- Documentation for NVDLA.☆254Updated last month
- VRoom! RISC-V CPU☆510Updated last year
- BookSim 2.0☆361Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆201Updated 6 years ago
- Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural Networks☆619Updated 5 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆531Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆605Updated last week