UCSBarchlab / OpenTPU
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆402Updated 7 years ago
Alternatives and similar repositories for OpenTPU:
Users that are interested in OpenTPU are comparing it to the libraries listed below
- Berkeley's Spatial Array Generator☆872Updated this week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆425Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆398Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆410Updated 5 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆356Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆455Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆244Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 3 months ago
- Documentation for NVDLA.☆243Updated 6 months ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆208Updated 5 years ago
- NVDLA SW☆489Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆398Updated this week
- A Linux-capable RISC-V multicore for and by the world☆658Updated last week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆266Updated 3 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆210Updated 2 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆149Updated 5 years ago
- DRAMSim2: A cycle accurate DRAM simulator☆263Updated 4 years ago
- ☆303Updated 5 months ago
- The OpenPiton Platform☆667Updated 4 months ago
- RISC-V CPU Core☆308Updated 8 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆227Updated 2 weeks ago
- mor1kx - an OpenRISC 1000 processor IP core☆513Updated 4 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆331Updated 10 months ago
- educational microarchitectures for risc-v isa☆700Updated 6 months ago
- Virtual Platform for NVDLA☆142Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 3 years ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆925Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆265Updated this week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆907Updated 2 weeks ago