UCSBarchlab / OpenTPU
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆412Updated 7 years ago
Alternatives and similar repositories for OpenTPU:
Users that are interested in OpenTPU are comparing it to the libraries listed below
- Berkeley's Spatial Array Generator☆889Updated 3 weeks ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆436Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆405Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- A Linux-capable RISC-V multicore for and by the world☆666Updated last week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆412Updated 5 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆360Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆405Updated 2 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆333Updated 10 months ago
- Documentation for NVDLA.☆244Updated 7 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- RISC-V CPU Core☆317Updated 9 months ago
- Virtual Platform for NVDLA☆140Updated 6 years ago
- The OpenPiton Platform☆670Updated this week
- Small-scale Tensor Processing Unit built on an FPGA☆157Updated 5 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆267Updated last week
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆485Updated 2 months ago
- NVDLA SW☆490Updated 4 years ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆403Updated last month
- VeeR EL2 Core☆266Updated this week
- ☆309Updated 6 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆941Updated 3 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆219Updated last year
- Open, Modular, Deep Learning Accelerator☆282Updated 11 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆558Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆265Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆351Updated 7 months ago