UCSBarchlab / OpenTPULinks
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆723Updated 8 years ago
Alternatives and similar repositories for OpenTPU
Users that are interested in OpenTPU are comparing it to the libraries listed below
Sorting:
- Open source machine learning accelerators☆394Updated last year
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆530Updated 7 years ago
- The OpenPiton Platform☆754Updated 3 months ago
- Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…☆539Updated 9 months ago
- Berkeley's Spatial Array Generator☆1,169Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆208Updated 3 weeks ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,176Updated last year
- ☆1,846Updated this week
- ☆306Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆439Updated 4 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆398Updated 2 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆984Updated 6 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆677Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆753Updated 2 months ago
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,119Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 3 months ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆293Updated last month
- Parallel Programming for FPGAs -- An open-source high-level synthesis book☆867Updated last month
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,144Updated 2 weeks ago
- NVDLA SW☆512Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆219Updated 5 years ago
- Modular hardware build system☆1,119Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆482Updated last month
- VRoom! RISC-V CPU☆514Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆554Updated 2 months ago
- Documentation for NVDLA.☆260Updated 5 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆228Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆290Updated 2 months ago
- An open-source static random access memory (SRAM) compiler.☆985Updated 2 months ago
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆437Updated 6 years ago