A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆799Dec 6, 2017Updated 8 years ago
Alternatives and similar repositories for OpenTPU
Users that are interested in OpenTPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆304Updated this week
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆581Jan 5, 2019Updated 7 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆230Aug 4, 2019Updated 7 years ago
- IC implementation of TPU☆161Dec 18, 2019Updated 6 years ago
- ☆386May 11, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Language for Closed-form High-level ARchitecture Modeling☆21Feb 10, 2020Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆179Jul 25, 2019Updated 7 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆181Jun 9, 2023Updated 3 years ago
- Neural Network Accelerator Simulator☆12May 19, 2016Updated 10 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆275May 6, 2023Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,510Updated this week
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,186Mar 2, 2022Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆202Dec 15, 2017Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An open source GPU based off of the AMD Southern Islands ISA.☆1,426Aug 18, 2025Updated last year
- Explore the energy-efficient dataflow scheduling for neural networks.☆236Apr 13, 2026Updated 6 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,392Nov 22, 2024Updated last year
- Open source machine learning accelerators☆400Mar 24, 2024Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆240Dec 22, 2025Updated 9 months ago
- Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e☆29Jun 8, 2018Updated 8 years ago
- GPGPU microprocessor architecture☆2,228Nov 8, 2024Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆68Sep 24, 2021Updated 5 years ago
- ☆2,315Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆716Jul 24, 2026Updated 2 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,160Updated this week
- A DSL for Systolic Arrays☆86Dec 14, 2018Updated 7 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,051Updated this week
- Fork of github.com/UCSBarchlab/OpenTPU for the TGPTPU project☆14Jun 1, 2025Updated last year
- This is originally a collection of papers on neural network accelerators. Now it's more like my selection of research on deep learning an…☆2,129Mar 30, 2026Updated 6 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,421Updated this week
- A general framework for optimizing DNN dataflow on systolic array☆40Jan 2, 2021Updated 5 years ago
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆141Aug 27, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Simulator for BitFusion☆104Aug 6, 2020Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆212Jun 25, 2020Updated 6 years ago
- Next generation CGRA generator☆119Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆68Dec 19, 2021Updated 4 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Sep 22, 2018Updated 8 years ago
- Chisel: A Modern Hardware Design Language☆4,809Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Apr 30, 2019Updated 7 years ago