UCSBarchlab / OpenTPU
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆417Updated 7 years ago
Alternatives and similar repositories for OpenTPU:
Users that are interested in OpenTPU are comparing it to the libraries listed below
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆447Updated 6 years ago
- Berkeley's Spatial Array Generator☆900Updated last month
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆210Updated 5 years ago
- The OpenPiton Platform☆673Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆412Updated this week
- A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration.☆414Updated 5 years ago
- Documentation for NVDLA.☆246Updated 7 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆362Updated 2 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆461Updated last month
- NVDLA SW☆493Updated 4 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆265Updated 5 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆914Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆407Updated last week
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆269Updated 2 weeks ago
- Small-scale Tensor Processing Unit built on an FPGA☆164Updated 5 years ago
- A Linux-capable RISC-V multicore for and by the world☆669Updated 3 weeks ago
- Digital Design with Chisel☆818Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆265Updated 4 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆952Updated 4 months ago
- Flexible Intermediate Representation for RTL☆738Updated 7 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆357Updated 7 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆249Updated 2 weeks ago
- Virtual Platform for NVDLA☆141Updated 6 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆158Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆622Updated last year
- educational microarchitectures for risc-v isa☆710Updated 2 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆334Updated 11 months ago
- ☆310Updated 6 months ago
- Research and Materials on Hardware implementation of Transformer Model☆247Updated 3 weeks ago