UCSBarchlab / OpenTPU
A open source reimplementation of Google's Tensor Processing Unit (TPU).
☆364Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for OpenTPU
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆402Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 4 years ago
- Virtual Platform for NVDLA☆139Updated 6 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆258Updated 3 months ago
- Documentation for NVDLA.☆237Updated 3 months ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆161Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆387Updated 3 months ago
- Berkeley's Spatial Array Generator☆815Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆260Updated 2 weeks ago
- Python-based hardware modeling framework☆237Updated 5 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆343Updated last week
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆206Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆326Updated 7 months ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆389Updated 3 weeks ago
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆452Updated 7 months ago
- The OpenPiton Platform☆643Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆230Updated 2 weeks ago
- Small-scale Tensor Processing Unit built on an FPGA☆121Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆379Updated this week
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆261Updated 4 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆200Updated last year
- ☆291Updated 2 months ago
- RISC-V CPU Core☆288Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆626Updated this week
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆221Updated last week
- magma circuits☆253Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆438Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆731Updated 3 months ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆302Updated 4 years ago