FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference
☆175Jun 9, 2023Updated 2 years ago
Alternatives and similar repositories for FREE-TPU-V3plus-for-FPGA
Users that are interested in FREE-TPU-V3plus-for-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆270May 6, 2023Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆175Jul 25, 2019Updated 6 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆560Jan 5, 2019Updated 7 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA based Vision Transformer accelerator (Harvard CS205)☆155Feb 11, 2025Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆60Nov 22, 2023Updated 2 years ago
- IC implementation of TPU☆153Dec 18, 2019Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 4 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆221Aug 4, 2019Updated 6 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆247Mar 24, 2024Updated 2 years ago
- Research and Materials on Hardware implementation of Transformer Model☆306Feb 28, 2025Updated last year
- C++ code for HLS FPGA implementation of transformer☆23Sep 11, 2024Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆138May 10, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆53Jan 14, 2021Updated 5 years ago
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆750Dec 6, 2017Updated 8 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆31Jan 29, 2026Updated 3 months ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆36Aug 28, 2025Updated 8 months ago
- IC implementation of Systolic Array for TPU☆353Oct 21, 2024Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆53Jan 2, 2025Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 8 months ago
- ☆249Apr 8, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆387Dec 27, 2023Updated 2 years ago
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆27Aug 25, 2021Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Jul 1, 2020Updated 5 years ago
- ☆42Apr 28, 2019Updated 7 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Mar 12, 2026Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆167May 10, 2025Updated 11 months ago
- 4-Layer XC7Z010 DDR3 Layout☆18Nov 25, 2021Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆36Aug 13, 2024Updated last year
- ☆15Mar 22, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆171Mar 5, 2025Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆46Jun 24, 2022Updated 3 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆69Dec 26, 2019Updated 6 years ago
- An High-Performance SLAM Hardware Accelerator Implementation for FPGA☆73Nov 10, 2024Updated last year
- ☆27Jan 22, 2023Updated 3 years ago
- 基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议☆18Dec 1, 2022Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆308Aug 16, 2018Updated 7 years ago