embedeep / FREE-TPU-V3plus-for-FPGALinks
FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference
☆153Updated 2 years ago
Alternatives and similar repositories for FREE-TPU-V3plus-for-FPGA
Users that are interested in FREE-TPU-V3plus-for-FPGA are comparing it to the libraries listed below
Sorting:
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆139Updated 5 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- IC implementation of TPU☆128Updated 5 years ago
- IC implementation of Systolic Array for TPU☆269Updated 10 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- DPU on PYNQ☆226Updated 2 weeks ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆50Updated 3 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆158Updated last year
- ☆206Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆126Updated 6 months ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆197Updated 6 years ago
- Vitis HLS Library for FINN☆206Updated 3 weeks ago
- ☆43Updated 4 years ago
- ☆65Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆95Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- AMD University Program HLS tutorial☆100Updated 10 months ago
- ☆113Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- ☆95Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆85Updated 7 months ago