embedeep / FREE-TPU-V3plus-for-FPGAView external linksLinks
FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference
☆170Jun 9, 2023Updated 2 years ago
Alternatives and similar repositories for FREE-TPU-V3plus-for-FPGA
Users that are interested in FREE-TPU-V3plus-for-FPGA are comparing it to the libraries listed below
Sorting:
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆273May 6, 2023Updated 2 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆172Jul 25, 2019Updated 6 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆542Jan 5, 2019Updated 7 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆149Feb 11, 2025Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Nov 22, 2023Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- IC implementation of TPU☆147Dec 18, 2019Updated 6 years ago
- Research and Materials on Hardware implementation of Transformer Model☆298Feb 28, 2025Updated 11 months ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆219Aug 4, 2019Updated 6 years ago
- ☆49Jan 14, 2021Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆31Aug 28, 2025Updated 5 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆229Mar 24, 2024Updated last year
- C++ code for HLS FPGA implementation of transformer☆20Sep 11, 2024Updated last year
- A open source reimplementation of Google's Tensor Processing Unit (TPU).☆734Dec 6, 2017Updated 8 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Jan 2, 2025Updated last year
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆132May 10, 2024Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 5 months ago
- ☆15Aug 10, 2023Updated 2 years ago
- IC implementation of Systolic Array for TPU☆330Oct 21, 2024Updated last year
- ☆240Apr 8, 2024Updated last year
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated 2 weeks ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆383Dec 27, 2023Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆32Aug 13, 2024Updated last year
- A novel FPGA-based intent recognition systemutilizing deep recurrent neural networks☆27Aug 25, 2021Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- A small Neural Network Processor for Edge devices.☆15Nov 22, 2022Updated 3 years ago
- ☆27Jan 22, 2023Updated 3 years ago
- ☆32Jan 21, 2026Updated 3 weeks ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆68Dec 26, 2019Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Nov 26, 2025Updated 2 months ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆21May 6, 2024Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆51Jul 1, 2020Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆164Mar 5, 2025Updated 11 months ago
- ☆48Aug 23, 2021Updated 4 years ago
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 11 years ago
- ☆35Jul 9, 2020Updated 5 years ago