embedeep / FREE-TPU-V3plus-for-FPGALinks
FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference
☆146Updated last year
Alternatives and similar repositories for FREE-TPU-V3plus-for-FPGA
Users that are interested in FREE-TPU-V3plus-for-FPGA are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- IC implementation of Systolic Array for TPU☆246Updated 7 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆153Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- IC implementation of TPU☆125Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- ☆39Updated 4 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆175Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- ☆111Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- AMD University Program HLS tutorial☆95Updated 7 months ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆125Updated 3 months ago
- DPU on PYNQ☆221Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆117Updated 3 weeks ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆188Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- ☆65Updated 6 years ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- Vitis HLS Library for FINN☆198Updated this week
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆119Updated 3 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago