embedeep / FREE-TPU-V3plus-for-FPGALinks
FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference
☆151Updated 2 years ago
Alternatives and similar repositories for FREE-TPU-V3plus-for-FPGA
Users that are interested in FREE-TPU-V3plus-for-FPGA are comparing it to the libraries listed below
Sorting:
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- IC implementation of Systolic Array for TPU☆251Updated 8 months ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- IC implementation of TPU☆124Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆112Updated 4 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆191Updated 5 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆338Updated last year
- ☆39Updated 4 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆124Updated 4 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆195Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆176Updated last year
- AXI DMA 32 / 64 bits☆113Updated 10 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- DPU on PYNQ☆222Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆63Updated 5 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- ☆65Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 7 months ago
- Verilog implementation of Softmax function☆67Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- AMD University Program HLS tutorial☆97Updated 7 months ago