nimish15shah / DPU_DAG_Processing_UnitView external linksLinks
RTL code for the DPU chip designed for irregular graphs
☆13May 30, 2022Updated 3 years ago
Alternatives and similar repositories for DPU_DAG_Processing_Unit
Users that are interested in DPU_DAG_Processing_Unit are comparing it to the libraries listed below
Sorting:
- A DAG processor and compiler for a tree-based spatial datapath.☆15Aug 24, 2022Updated 3 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆43Feb 8, 2023Updated 3 years ago
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆19Oct 6, 2019Updated 6 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 2 months ago
- ☆59Feb 29, 2024Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Mar 21, 2020Updated 5 years ago
- ☆74Feb 12, 2025Updated last year
- Lock circuitgraphs using various logic locking techniques☆10May 2, 2023Updated 2 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆12Apr 1, 2020Updated 5 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Code for reproducing the results from "CrAM: A Compression-Aware Minimizer" accepted at ICLR 2023☆10Mar 1, 2023Updated 2 years ago
- ☆12Mar 12, 2022Updated 3 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- ☆11May 8, 2022Updated 3 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆15Sep 21, 2025Updated 4 months ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- awesome image and video denoising, state of the art networks☆10Aug 2, 2019Updated 6 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36May 19, 2022Updated 3 years ago
- JPEG Compression RTL implementation☆11Aug 19, 2017Updated 8 years ago