nimish15shah / DPU_DAG_Processing_UnitLinks
RTL code for the DPU chip designed for irregular graphs
☆13Updated 3 years ago
Alternatives and similar repositories for DPU_DAG_Processing_Unit
Users that are interested in DPU_DAG_Processing_Unit are comparing it to the libraries listed below
Sorting:
- DMA controller for CNN accelerator☆14Updated 8 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A systolic array matrix multiplier☆26Updated 6 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- ☆37Updated 6 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- ☆27Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- ☆70Updated 6 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Template for project1 TPU☆19Updated 4 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆15Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆23Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆12Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago