gem5-X / TiC-SATLinks
☆16Updated 3 weeks ago
Alternatives and similar repositories for TiC-SAT
Users that are interested in TiC-SAT are comparing it to the libraries listed below
Sorting:
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- ☆28Updated last week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- eyeriss-chisel3☆40Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 10 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- A co-design architecture on sparse attention☆52Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- Open-source of MSD framework☆16Updated last year
- ☆47Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- ☆18Updated 2 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- ☆13Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆32Updated this week
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 3 months ago
- ☆27Updated 2 months ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- Template for project1 TPU☆18Updated 4 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago