gem5-X / TiC-SATLinks
☆17Updated 3 months ago
Alternatives and similar repositories for TiC-SAT
Users that are interested in TiC-SAT are comparing it to the libraries listed below
Sorting:
- ☆32Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆58Updated last week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- eyeriss-chisel3☆41Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- Open-source of MSD framework☆16Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- ☆72Updated 2 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- vector accelerating unit☆34Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago
- ☆28Updated 4 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆40Updated 2 years ago
- ☆47Updated 4 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆51Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 11 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆30Updated last year
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago