gem5-X / TiC-SATView external linksLinks
☆20May 14, 2025Updated 9 months ago
Alternatives and similar repositories for TiC-SAT
Users that are interested in TiC-SAT are comparing it to the libraries listed below
Sorting:
- ☆19Mar 21, 2023Updated 2 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆10Jun 17, 2020Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆29Feb 23, 2024Updated last year
- Artifact evaluation for HPCA'24 paper Lightening-Transformer: A Dynamically-operated Optically-interconnected Photonic Transformer Accele…☆11Mar 3, 2024Updated last year
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Open-source of MSD framework☆16Sep 12, 2023Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆56Nov 22, 2023Updated 2 years ago
- This project is to implement YOLO v3 on Xilinx FPGA with DPU☆63Dec 18, 2019Updated 6 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Jan 4, 2023Updated 3 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- ☆30Oct 2, 2023Updated 2 years ago
- Systolic-array based Deep Learning Accelerator generator☆28Dec 11, 2020Updated 5 years ago
- vector accelerating unit☆35Dec 1, 2020Updated 5 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated 2 weeks ago
- ☆38Oct 21, 2025Updated 3 months ago
- ☆66May 14, 2022Updated 3 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆149Feb 11, 2025Updated last year
- Research and Materials on Hardware implementation of Transformer Model☆298Feb 28, 2025Updated 11 months ago
- ☆32Mar 31, 2025Updated 10 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- IC implementation of TPU☆147Dec 18, 2019Updated 6 years ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 4 years ago
- gem5 repository to study chiplet-based systems☆86Apr 18, 2019Updated 6 years ago
- ☆82Oct 25, 2014Updated 11 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- ☆35Mar 1, 2019Updated 6 years ago
- ☆35Jul 9, 2020Updated 5 years ago
- ☆42Mar 31, 2025Updated 10 months ago
- Verilog implementation of MC68851 Memory Management Unit☆13Feb 26, 2018Updated 7 years ago
- ☆12Aug 26, 2016Updated 9 years ago
- ☆10Jul 5, 2025Updated 7 months ago
- Preconditioned forward/backward clean algorithm☆11Feb 6, 2026Updated last week
- GPS software-defined receiver (SDR) which acquires and tracks a single GPS L1 C/A signal.☆13Feb 16, 2021Updated 4 years ago