zjru / COMBALinks
A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications
☆38Updated 5 years ago
Alternatives and similar repositories for COMBA
Users that are interested in COMBA are comparing it to the libraries listed below
Sorting:
- ☆60Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆46Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆96Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆54Updated 8 years ago
- ☆87Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Dataset for ML-guided Accelerator Design☆41Updated last year
- ☆24Updated 4 years ago
- EQueue Dialect☆41Updated 3 years ago
- ☆106Updated last year
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 7 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆10Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year