zjru / COMBA
A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications
☆34Updated 4 years ago
Alternatives and similar repositories for COMBA:
Users that are interested in COMBA are comparing it to the libraries listed below
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- ☆23Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆57Updated last year
- EQueue Dialect☆40Updated 3 years ago
- ☆15Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- ☆86Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 7 months ago
- ☆25Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆34Updated last month
- CGRA framework with vectorization support.☆29Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆91Updated last year
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆27Updated 6 months ago
- ☆35Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated last month
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago