DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
☆182May 18, 2026Updated this week
Alternatives and similar repositories for dynamatic
Users that are interested in dynamatic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆87Mar 5, 2024Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 2 years ago
- ☆17Apr 27, 2026Updated 3 weeks ago
- Using e-graphs for logic synthesis (ICCAD'25)☆34May 7, 2026Updated 2 weeks ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated last year
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated 2 years ago
- ☆63Mar 24, 2025Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆66Aug 1, 2025Updated 9 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- MLIR+EqSat☆26Jan 10, 2026Updated 4 months ago
- A scalable High-Level Synthesis framework on MLIR☆296May 15, 2024Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆54May 8, 2026Updated 2 weeks ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- Fearless hardware design☆203Aug 20, 2025Updated 9 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆377May 13, 2026Updated last week
- ☆43Oct 10, 2025Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆29Dec 23, 2025Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- egraph <-> json☆17Dec 29, 2025Updated 4 months ago
- ☆27May 7, 2026Updated 2 weeks ago
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆614Jun 19, 2025Updated 11 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated last year
- A design automation framework to engineer decision diagrams yourself☆25Updated this week
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- SystemVerilog frontend for Yosys☆219May 12, 2026Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated 10 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆20Nov 3, 2025Updated 6 months ago
- Circuit IR Compilers and Tools☆2,129Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆37May 7, 2026Updated 2 weeks ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- PandA-bambu public repository☆332Feb 10, 2026Updated 3 months ago