EPFL-LAP / dynamaticLinks
DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
☆124Updated this week
Alternatives and similar repositories for dynamatic
Users that are interested in dynamatic are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- high-performance RTL simulator☆170Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- Open-source RTL logic simulator with CUDA acceleration☆198Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆106Updated 2 months ago
- ☆86Updated last year
- ☆59Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆103Updated 2 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆98Updated this week
- Vector Acceleration IP core for RISC-V*☆181Updated 2 months ago
- CGRA framework with vectorization support.☆33Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- ☆47Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- A tool for synthesizing Verilog programs☆95Updated this week
- A Fast, Low-Overhead On-chip Network☆220Updated last week
- ☆52Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆113Updated last week
- ☆56Updated 4 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated 2 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- Next generation CGRA generator☆112Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 9 months ago
- ☆60Updated 3 months ago
- Unit tests generator for RVV 1.0☆89Updated 3 weeks ago