DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
☆166Updated this week
Alternatives and similar repositories for dynamatic
Users that are interested in dynamatic are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆87Mar 5, 2024Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- ☆17Mar 26, 2025Updated 11 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- ☆17Nov 18, 2025Updated 3 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- ☆62Mar 24, 2025Updated 11 months ago
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆60Aug 1, 2025Updated 7 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆352Feb 8, 2026Updated 3 weeks ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆19Jan 2, 2026Updated 2 months ago
- Fearless hardware design☆197Aug 20, 2025Updated 6 months ago
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆605Jun 19, 2025Updated 8 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated last month
- ☆22Updated this week
- Introduction to MLIR and xDSL training course☆19Oct 2, 2023Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- Armv8 Native Code Symbolic Simulator in Lean☆96Nov 21, 2025Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year