EPFL-LAP / dynamatic
DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
☆95Updated this week
Alternatives and similar repositories for dynamatic:
Users that are interested in dynamatic are comparing it to the libraries listed below
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- ☆87Updated last year
- high-performance RTL simulator☆153Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆54Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆119Updated 9 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆63Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆66Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆68Updated 3 weeks ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- ☆41Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆82Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- A tool for synthesizing Verilog programs☆74Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆102Updated 11 months ago
- CGRA framework with vectorization support.