DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
☆198Jul 20, 2026Updated this week
Alternatives and similar repositories for dynamatic
Users that are interested in dynamatic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆87Mar 5, 2024Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆55Jul 17, 2023Updated 3 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆393Updated this week
- A scalable High-Level Synthesis framework on MLIR☆298May 15, 2024Updated 2 years ago
- ☆17May 25, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- Verified graph rewriting (for dataflow circuits).☆25Updated this week
- ☆63Mar 24, 2025Updated last year
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆70Aug 1, 2025Updated 11 months ago
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆623Jun 19, 2025Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆35Jul 13, 2026Updated last week
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆29Jun 17, 2026Updated last month
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆34Nov 12, 2024Updated last year
- A tool to generate optimized hardware files for univariate functions.☆30Apr 5, 2024Updated 2 years ago
- ☆43Oct 10, 2025Updated 9 months ago
- Fearless hardware design☆205Aug 20, 2025Updated 11 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained. Community-maintained version with binar…☆193Mar 8, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Mapper for digital PIM architectures☆28Sep 1, 2025Updated 10 months ago
- ☆17Mar 26, 2025Updated last year
- Circuit IR Compilers and Tools☆2,199Updated this week
- Connecting bv_decide to SMTLIB.☆15Updated this week
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- SystemVerilog design elaborator into word-level netlist form☆238Updated this week
- CODO: An Automated Compiler for Comprehensive Dataflow Optimization☆35Jun 3, 2026Updated last month
- PandA-bambu public repository☆344Updated this week
- A core language for rule-based hardware design 🦑☆179Dec 10, 2025Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆23Aug 24, 2025Updated 10 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- egraph <-> json☆17Dec 29, 2025Updated 6 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Updated this week
- ☆33Mar 31, 2025Updated last year