EPFL-LAP / dynamaticLinks
DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
☆122Updated this week
Alternatives and similar repositories for dynamatic
Users that are interested in dynamatic are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated last week
- high-performance RTL simulator☆168Updated last year
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆101Updated last month
- CGRA framework with vectorization support.☆32Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated last month
- ☆86Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- Open-source RTL logic simulator with CUDA acceleration☆188Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆103Updated 2 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆91Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆112Updated last year
- A tool for synthesizing Verilog programs☆95Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- ☆47Updated last month
- ☆59Updated this week
- A dynamic verification library for Chisel.☆152Updated 8 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated this week
- ☆60Updated 2 months ago
- ☆46Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ☆58Updated last year
- ☆44Updated 6 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆86Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- ☆56Updated 3 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year