EPFL-LAP / dynamaticLinks
DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
☆135Updated this week
Alternatives and similar repositories for dynamatic
Users that are interested in dynamatic are comparing it to the libraries listed below
Sorting:
- high-performance RTL simulator☆178Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Open-source RTL logic simulator with CUDA acceleration☆223Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- ☆87Updated last year
- CGRA framework with vectorization support.☆35Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A tool for synthesizing Verilog programs☆102Updated last month
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- ☆61Updated this week
- An energy-efficient RISC-V floating-point compute cluster.☆110Updated last week
- Unit tests generator for RVV 1.0☆92Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆118Updated last week
- The specification for the FIRRTL language☆63Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- RISC-V Formal Verification Framework☆152Updated this week
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- Next generation CGRA generator☆114Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated last week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year