EPFL-LAP / dynamaticLinks
DHLS (Dynamic High-Level Synthesis) compiler based on MLIR
☆130Updated this week
Alternatives and similar repositories for dynamatic
Users that are interested in dynamatic are comparing it to the libraries listed below
Sorting:
- high-performance RTL simulator☆173Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆108Updated 3 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆104Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆99Updated last week
- Vector Acceleration IP core for RISC-V*☆183Updated 3 months ago
- ☆87Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆114Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆208Updated last week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- ☆60Updated this week
- CGRA framework with vectorization support.☆34Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Unit tests generator for RVV 1.0☆89Updated 2 weeks ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- ☆53Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- A tool for synthesizing Verilog programs☆98Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆207Updated last week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 9 months ago