Xilinx / mlir-airLinks
☆99Updated this week
Alternatives and similar repositories for mlir-air
Users that are interested in mlir-air are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆97Updated this week
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆27Updated this week
- HeteroCL-MLIR dialect for accelerator design☆40Updated 8 months ago
- EQueue Dialect☆40Updated 3 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆111Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆33Updated last week
- ☆52Updated 2 months ago
- An out-of-tree MLIR dialect template.☆101Updated 8 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆258Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆52Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- ☆91Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated this week
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆110Updated 2 years ago
- The Riallto Open Source Project from AMD☆79Updated last month
- ☆59Updated this week
- ☆58Updated last year
- agile hardware-software co-design☆47Updated 3 years ago
- ☆29Updated 6 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆59Updated last year
- ☆44Updated this week
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆135Updated this week
- Allo: A Programming Model for Composable Accelerator Design☆234Updated this week
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆54Updated 2 weeks ago