Xilinx / mlir-airLinks
☆108Updated this week
Alternatives and similar repositories for mlir-air
Users that are interested in mlir-air are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆109Updated last week
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆50Updated last week
- ☆59Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A scalable High-Level Synthesis framework on MLIR☆281Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆157Updated 8 months ago
- Allo: A Programming Model for Composable Accelerator Design☆290Updated last week
- EQueue Dialect☆39Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- ☆61Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- ☆101Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆67Updated 3 weeks ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆16Updated this week
- agile hardware-software co-design☆52Updated 3 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 2 weeks ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆56Updated last week
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week