☆126Feb 27, 2026Updated this week
Alternatives and similar repositories for mlir-air
Users that are interested in mlir-air are comparing it to the libraries listed below
Sorting:
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆593Updated this week
- IREE plugin repository for the AMD AIE accelerator☆122Updated this week
- Xilinx Modifications to Halide☆13May 3, 2021Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- ☆16Updated this week
- Fork of LLVM to support AMD AIEngine processors☆189Updated this week
- Conversions to MLIR EmitC☆134Dec 12, 2024Updated last year
- TPP experimentation on MLIR for linear algebra☆146Feb 24, 2026Updated last week
- The missing pieces (as far as boilerplate reduction goes) of the upstream MLIR python bindings.☆118Nov 5, 2025Updated 4 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆352Feb 8, 2026Updated 3 weeks ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Jul 27, 2023Updated 2 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆59Feb 24, 2026Updated last week
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆164Updated this week
- A translation validation framework for MLIR☆94Mar 19, 2025Updated 11 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- ☆62Mar 24, 2025Updated 11 months ago
- Python interface for MLIR - the Multi-Level Intermediate Representation☆272Nov 28, 2024Updated last year
- ☆25Jan 7, 2026Updated last month
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆289May 15, 2024Updated last year
- C/C++ frontend for MLIR. Also features polyhedral optimizations, parallel optimizations, and more!☆605Jun 19, 2025Updated 8 months ago
- Intel® Extension for MLIR. A staging ground for MLIR dialects and tools for Intel devices using the MLIR toolchain.☆148Updated this week
- A graph linear algebra overlay☆52Apr 26, 2023Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- ☆169Updated this week
- ☆17Feb 3, 2023Updated 3 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- The Riallto Open Source Project from AMD☆84Apr 10, 2025Updated 10 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆60Aug 1, 2025Updated 7 months ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- ☆60Aug 4, 2023Updated 2 years ago
- ☆423Feb 24, 2026Updated last week