Xilinx / mlir-airLinks
☆123Updated this week
Alternatives and similar repositories for mlir-air
Users that are interested in mlir-air are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆120Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- A scalable High-Level Synthesis framework on MLIR☆288Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆57Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆58Updated 6 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆184Updated last month
- ☆62Updated 10 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆343Updated last week
- ☆41Updated this week
- EQueue Dialect☆42Updated 4 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆58Updated last month
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Updated 3 years ago
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆121Updated 3 years ago
- ☆16Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- agile hardware-software co-design☆52Updated 4 years ago
- ☆109Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- MLIR Sample dialect☆136Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆73Updated 4 months ago
- ☆62Updated this week
- CSV spreadsheets and other material for AI accelerator survey papers☆189Updated 2 months ago
- ☆25Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago