Xilinx / mlir-air
☆84Updated this week
Alternatives and similar repositories for mlir-air:
Users that are interested in mlir-air are comparing it to the libraries listed below
- IREE plugin repository for the AMD AIE accelerator☆72Updated this week
- A scalable High-Level Synthesis framework on MLIR☆239Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 3 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆107Updated last year
- An MLIR-based toolchain for AMD AI Engine-enabled devices.☆322Updated this week
- EQueue Dialect☆39Updated 2 years ago
- ☆88Updated 11 months ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆207Updated 2 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆328Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- ☆13Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 3 months ago
- ☆51Updated this week
- Allo: A Programming Model for Composable Accelerator Design☆181Updated this week
- Ventus GPGPU ISA Simulator Based on Spike☆39Updated this week
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆106Updated 2 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated last month
- Benchmark Framework for Buddy Projects☆52Updated this week
- A DSL for Systolic Arrays☆78Updated 6 years ago
- An out-of-tree MLIR dialect template.☆92Updated 4 months ago
- ☆41Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆83Updated last month
- A highly-flexible GPU simulator for AMD GPUs.☆114Updated this week