Xilinx / mlir-airLinks
☆104Updated this week
Alternatives and similar repositories for mlir-air
Users that are interested in mlir-air are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆101Updated last week
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆37Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- A scalable High-Level Synthesis framework on MLIR☆270Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated last year
- ☆57Updated 4 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆340Updated last year
- EQueue Dialect☆40Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆44Updated 3 weeks ago
- Allo: A Programming Model for Composable Accelerator Design☆267Updated last week
- agile hardware-software co-design☆50Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- The Riallto Open Source Project from AMD☆82Updated 4 months ago
- ☆20Updated 2 weeks ago
- ☆92Updated last year
- ☆59Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆62Updated 5 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 6 months ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- ☆33Updated last month
- ☆15Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago