Xilinx / mlir-airLinks
☆107Updated this week
Alternatives and similar repositories for mlir-air
Users that are interested in mlir-air are comparing it to the libraries listed below
Sorting:
- IREE plugin repository for the AMD AIE accelerator☆106Updated last week
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆48Updated last week
- A scalable High-Level Synthesis framework on MLIR☆278Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆341Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- ☆59Updated 6 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated 2 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆149Updated 7 months ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Allo: A Programming Model for Composable Accelerator Design☆281Updated last week
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- ☆61Updated this week
- ☆15Updated 2 weeks ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- agile hardware-software co-design☆51Updated 3 years ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆55Updated last week
- Machine-Learning Accelerator System Exploration Tools☆178Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆64Updated 6 months ago
- ☆97Updated last year
- ☆35Updated this week
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- A DSL for Systolic Arrays☆81Updated 6 years ago