Alternatives and similar repositories for mlir-air

Users that are interested in mlir-air are comparing it to the libraries listed below

• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆115Updated this week
• arc-research-lab / Aries
  ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)
  ☆52Updated last week
• cornell-zhang / heterocl
  HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)
  ☆339Updated last year
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆64Updated last year
• UIUC-ChenLab / scalehls
  A scalable High-Level Synthesis framework on MLIR
  ☆285Updated last year
• cornell-zhang / allo
  Allo Accelerator Design and Programming Framework
  ☆313Updated this week
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆117Updated 2 years ago
• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆42Updated last year
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆60Updated 8 months ago
• UCLA-VAST / Stream-HLS
  An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
  ☆56Updated 4 months ago
• cucapra / EventQueue
  EQueue Dialect
  ☆41Updated 3 years ago
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆232Updated 3 years ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆174Updated last week
• PolyArch / dsa-framework
  Release of stream-specialization software/hardware stack.
  ☆120Updated 2 years ago
• actlab-genesys / GeneSys
  An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.
  ☆69Updated 2 months ago
• tud-ccc / Cinnamon
  ☆40Updated last week
• pku-liang / HASCO
  agile hardware-software co-design
  ☆52Updated 4 years ago
• THU-DSP-LAB / llvm-project
  LLVM OpenCL C compiler suite for ventus GPGPU
  ☆57Updated last month
• makslevental / openhls
  PyTorch model to RTL flow for low latency inference
  ☆131Updated last year
• TeCSAR-UNCC / gem5-SALAM
  ☆108Updated last year
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆79Updated last week
• StanfordAHA / aha
  ☆62Updated last week
• Xilinx / aie-rt
  ☆22Updated this week
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆25Updated last year
• areuther / ai-accelerators
  CSV spreadsheets and other material for AI accelerator survey papers
  ☆185Updated 3 weeks ago
• Xilinx / mlir-xten
  ☆16Updated this week
• pku-liang / TileFlow
  TileFlow is a performance analysis tool based on Timeloop for fusion dataflows
  ☆65Updated last year
• pnnl / OpenCGRA
  OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
  ☆163Updated 2 years ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆53Updated 2 years ago
• adam-smnk / Open-CIM-Compiler
  ☆34Updated 4 years ago