ferrandi / PandA-bambu
PandA-bambu public repository
☆256Updated last month
Alternatives and similar repositories for PandA-bambu:
Users that are interested in PandA-bambu are comparing it to the libraries listed below
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆265Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆244Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆142Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆305Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆360Updated last week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 3 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆558Updated this week
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆119Updated 9 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆164Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆382Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆184Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆211Updated last week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆317Updated last month
- Vitis HLS LLVM source code and examples☆383Updated 5 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Network on Chip Simulator☆259Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆217Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆102Updated 3 years ago
- Logic synthesis and ABC based optimization☆49Updated this week
- ☆87Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆165Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆405Updated this week
- ☆136Updated 3 years ago