PandA-bambu public repository
☆354Oct 7, 2026Updated this week
Alternatives and similar repositories for PandA-bambu
Users that are interested in PandA-bambu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆64Sep 15, 2026Updated 3 weeks ago
- ☆88Mar 5, 2024Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆56Jul 17, 2023Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆304May 15, 2024Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆45Jan 10, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- ☆30Oct 4, 2017Updated 9 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆130Jun 11, 2024Updated 2 years ago
- XLS: Accelerated HW Synthesis☆1,939Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆100Jan 29, 2026Updated 8 months ago
- Vitis HLS LLVM source code and examples☆417Aug 4, 2026Updated 2 months ago
- Circuit IR Compilers and Tools☆2,255Updated this week
- ☆24Nov 10, 2020Updated 5 years ago
- ☆63Aug 4, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Intermediate Language (IL) for Hardware Accelerator Generators☆615Updated this week
- PyTorch model to RTL flow for low latency inference☆132Mar 15, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆750Updated this week
- magma circuits☆264Oct 19, 2024Updated last year
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 2 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆13Feb 22, 2018Updated 8 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated last month
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- Global Memory and Threading runtime system☆25Dec 10, 2025Updated 9 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆427Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆69Oct 9, 2024Updated last year
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,156Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- Filelist generator☆21Sep 14, 2026Updated 3 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- Build Customized FPGA Implementations for Vivado☆391Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆242Updated this week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Sep 8, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,790Updated this week