ferrandi / PandA-bambuLinks
PandA-bambu public repository
☆297Updated last week
Alternatives and similar repositories for PandA-bambu
Users that are interested in PandA-bambu are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆287Updated last month
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆394Updated last month
- Build Customized FPGA Implementations for Vivado☆347Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆307Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆228Updated this week
- Vitis HLS LLVM source code and examples☆402Updated 2 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆321Updated 2 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆275Updated 2 weeks ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆332Updated 10 months ago
- ☆87Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆145Updated 3 weeks ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆297Updated 3 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆192Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆247Updated last week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- Network on Chip Simulator☆293Updated last month
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆168Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated last month
- Advanced Interface Bus (AIB) die-to-die hardware open source☆144Updated last year
- Network on Chip Implementation written in SytemVerilog☆195Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆124Updated this week
- magma circuits☆263Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 2 months ago
- SystemC/TLM-2.0 Co-simulation framework☆262Updated 6 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆436Updated 3 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago