ferrandi / PandA-bambuView external linksLinks
PandA-bambu public repository
☆314Updated this week
Alternatives and similar repositories for PandA-bambu
Users that are interested in PandA-bambu are comparing it to the libraries listed below
Sorting:
- ☆87Mar 5, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆288May 15, 2024Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Jul 17, 2023Updated 2 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- ☆57Jul 1, 2025Updated 7 months ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- ☆29Oct 4, 2017Updated 8 years ago
- XLS: Accelerated HW Synthesis☆1,426Updated this week
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 4 months ago
- ☆24Nov 10, 2020Updated 5 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- ☆60Aug 4, 2023Updated 2 years ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆697Updated this week
- An abstraction library for interfacing EDA tools☆750Updated this week
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆334Jan 20, 2025Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆181Aug 16, 2025Updated 5 months ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Jan 29, 2026Updated 2 weeks ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- Circuit IR Compilers and Tools☆2,031Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆232Updated this week
- SystemVerilog compiler and language services☆948Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- The Task Parallel System Composer (TaPaSCo)☆116Feb 6, 2026Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆220Dec 23, 2025Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆311Feb 4, 2026Updated last week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆355Updated this week
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆402Feb 6, 2026Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Feb 6, 2026Updated last week
- Filelist generator☆20Feb 3, 2026Updated last week
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Next generation CGRA generator☆118Feb 4, 2026Updated last week
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆93Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆136Apr 1, 2020Updated 5 years ago