ferrandi / PandA-bambuLinks
PandA-bambu public repository
☆290Updated 3 weeks ago
Alternatives and similar repositories for PandA-bambu
Users that are interested in PandA-bambu are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 3 weeks ago
- Build Customized FPGA Implementations for Vivado☆341Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆299Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆288Updated 2 weeks ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆269Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- ☆87Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- Vitis HLS LLVM source code and examples☆397Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆330Updated 9 months ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- Network on Chip Simulator☆289Updated this week
- magma circuits☆262Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆201Updated 3 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆431Updated 2 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- SystemVerilog synthesis tool☆215Updated 7 months ago
- ☆201Updated 7 months ago