ferrandi / PandA-bambuLinks
PandA-bambu public repository
☆278Updated last month
Alternatives and similar repositories for PandA-bambu
Users that are interested in PandA-bambu are comparing it to the libraries listed below
Sorting:
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆381Updated last month
- Build Customized FPGA Implementations for Vivado☆335Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆207Updated 3 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆286Updated 3 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 3 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆299Updated 3 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆282Updated 2 weeks ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated 2 months ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 7 months ago
- ☆87Updated last year
- Network on Chip Simulator☆287Updated last month
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆182Updated 5 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆424Updated 3 months ago
- SystemVerilog synthesis tool☆208Updated 5 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Vitis HLS LLVM source code and examples☆394Updated 10 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- ☆178Updated 5 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago
- magma circuits☆261Updated 10 months ago
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated 3 weeks ago