cornell-zhang / hcl-dialectLinks
HeteroCL-MLIR dialect for accelerator design
☆41Updated last year
Alternatives and similar repositories for hcl-dialect
Users that are interested in hcl-dialect are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆61Updated last week
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated 2 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 10 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆107Updated this week
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- agile hardware-software co-design☆51Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- ☆59Updated 6 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆58Updated 2 years ago
- ☆97Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- ☆15Updated 2 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆48Updated last week
- CGRA Compilation Framework☆88Updated 2 years ago
- ☆35Updated 6 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆18Updated 3 months ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago