cornell-zhang / hcl-dialect
HeteroCL-MLIR dialect for accelerator design
☆41Updated 6 months ago
Alternatives and similar repositories for hcl-dialect:
Users that are interested in hcl-dialect are comparing it to the libraries listed below
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- EQueue Dialect☆40Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated this week
- ☆55Updated this week
- A graph linear algebra overlay☆51Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆109Updated last year
- ☆91Updated last year
- ☆90Updated this week
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 4 months ago
- Release of stream-specialization software/hardware stack.☆121Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 3 months ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated 2 years ago
- ☆48Updated last month
- ☆24Updated 4 years ago
- Data-Centric MLIR dialect☆40Updated last year
- Example for running IREE in a bare-metal Arm environment.☆32Updated 3 weeks ago
- ☆29Updated 5 months ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆70Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- ☆40Updated this week
- CGRA framework with vectorization support.☆27Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 5 months ago
- CGRA Compilation Framework☆83Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated last week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year