cornell-zhang / hcl-dialectLinks
HeteroCL-MLIR dialect for accelerator design
☆42Updated last year
Alternatives and similar repositories for hcl-dialect
Users that are interested in hcl-dialect are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- EQueue Dialect☆41Updated 3 years ago
- ☆62Updated this week
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆121Updated last week
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last week
- ☆61Updated 9 months ago
- ☆108Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆60Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆43Updated last year
- agile hardware-software co-design☆52Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆53Updated this week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 6 months ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆32Updated last year
- ☆42Updated 9 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆20Updated 4 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago