cornell-zhang / hcl-dialectLinks
HeteroCL-MLIR dialect for accelerator design
☆41Updated 9 months ago
Alternatives and similar repositories for hcl-dialect
Users that are interested in hcl-dialect are comparing it to the libraries listed below
Sorting:
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated this week
- EQueue Dialect☆40Updated 3 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆32Updated last week
- agile hardware-software co-design☆48Updated 3 years ago
- ☆59Updated this week
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- ☆100Updated last week
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆55Updated 2 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 7 months ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- Xilinx Modifications to Halide☆13Updated 4 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆113Updated last year
- ☆91Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- ☆24Updated 4 years ago
- ☆31Updated 2 months ago
- CGRA framework with vectorization support.☆32Updated last week
- Example for running IREE in a bare-metal Arm environment.☆35Updated 3 months ago
- ☆58Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago