breagen / MachSuite
Benchmarks for Accelerator Design and Customized Architectures
☆121Updated 5 years ago
Alternatives and similar repositories for MachSuite:
Users that are interested in MachSuite are comparing it to the libraries listed below
- CGRA Compilation Framework☆83Updated last year
- ☆91Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- ☆86Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- An integrated CGRA design framework☆88Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆184Updated 4 years ago
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- Fast and accurate DRAM power and energy estimation tool☆157Updated this week
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- ☆44Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆234Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆64Updated 2 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆50Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆150Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆168Updated this week
- gem5 Tips & Tricks☆68Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- ☆57Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated 2 weeks ago
- EQueue Dialect☆40Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago