breagen / MachSuiteLinks
Benchmarks for Accelerator Design and Customized Architectures
☆129Updated 5 years ago
Alternatives and similar repositories for MachSuite
Users that are interested in MachSuite are comparing it to the libraries listed below
Sorting:
- CGRA Compilation Framework☆86Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- ☆92Updated last year
- ☆87Updated last year
- gem5 repository to study chiplet-based systems☆79Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆192Updated 5 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆241Updated 2 years ago
- ☆58Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- Fast and accurate DRAM power and energy estimation tool☆172Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- ☆24Updated 4 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- ☆59Updated last week