HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)
☆16Sep 25, 2024Updated last year
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Jun 14, 2023Updated 3 years ago
- ☆18Mar 7, 2019Updated 7 years ago
- Mako is a low-pause, high-throughput garbage collector designed for memory-disaggregated datacenters.☆15Sep 2, 2024Updated last year
- ☆30Oct 4, 2017Updated 8 years ago
- ☆10Jan 15, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Dataset for ML-guided Accelerator Design☆45Nov 18, 2024Updated last year
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- ☆10Sep 19, 2021Updated 4 years ago
- ☆63Aug 4, 2023Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 8 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆102Sep 27, 2024Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆17May 12, 2022Updated 4 years ago
- Implement CollAFL using LLVM LTO pass on afl++.☆12Sep 24, 2020Updated 5 years ago
- ☆11Jan 21, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Dorylus: Affordable, Scalable, and Accurate GNN Training☆76May 31, 2021Updated 5 years ago
- APB Logic☆26Jul 2, 2026Updated 2 weeks ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 8 years ago
- Bamboo is a system for running large pipeline-parallel DNNs affordably, reliably, and efficiently using spot instances.☆54Dec 11, 2022Updated 3 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆32Dec 13, 2023Updated 2 years ago
- MemLiner is a remote-memory-friendly runtime system.☆31Nov 1, 2022Updated 3 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- HeteroRefactor: Refactoring for Heterogeneous Computing with FPGA☆11Mar 13, 2026Updated 4 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆55Jul 10, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆29Jun 18, 2020Updated 6 years ago
- ACM TODAES Best Paper Award, 2022☆35Oct 24, 2023Updated 2 years ago
- An open-source key-value SSD emulator built on top of FEMU. (ASPLOS '25)☆12Mar 31, 2025Updated last year
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- Flappy Bird Automation Game☆17May 12, 2021Updated 5 years ago
- ☆12Sep 11, 2020Updated 5 years ago
- Official Implementation of PixelRNN: In-Pixel Recurrent Neural Networks for End-to-end--optimized Perception with Neural Sensors☆18Oct 27, 2024Updated last year
- ☆87Mar 5, 2024Updated 2 years ago
- Circuit Simulator in C++/SFML☆12Feb 25, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆37Apr 10, 2026Updated 3 months ago
- Needle in the Repo (NITR) dataset for maintainability issues in AI generated repository edits☆33Updated this week
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- ☆18Updated this week
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago
- ☆15May 23, 2024Updated 2 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆16May 22, 2025Updated last year