UCLA-SEAL / HeteroGen
HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)
☆17Updated last month
Related projects ⓘ
Alternatives and complementary repositories for HeteroGen
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- DASS HLS Compiler☆27Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆17Updated 4 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- ☆26Updated 7 years ago
- EQueue Dialect☆39Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆40Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆46Updated 4 months ago
- ☆13Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- agile hardware-software co-design☆46Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 8 months ago
- ☆23Updated 3 years ago
- A graph linear algebra overlay☆49Updated last year
- ☆21Updated last year
- ☆57Updated last year
- CGRA Compilation Framework☆81Updated last year
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆29Updated 6 months ago
- ☆25Updated last month
- ☆18Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- CGRA framework with vectorization support.☆19Updated this week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆68Updated 2 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆15Updated 3 years ago
- ☆10Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆22Updated 2 months ago