UCLA-SEAL / HeteroGen
HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)
☆17Updated 7 months ago
Alternatives and similar repositories for HeteroGen:
Users that are interested in HeteroGen are comparing it to the libraries listed below
- Heterogeneous simulator for DECADES Project☆32Updated 11 months ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆26Updated 7 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆23Updated 4 years ago
- ☆57Updated last year
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- DASS HLS Compiler☆29Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- ☆25Updated last year
- ☆15Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆12Updated 10 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- ☆10Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 11 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ILA Model Database☆22Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago