UCLA-SEAL / HeteroGenLinks
HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)
☆17Updated last year
Alternatives and similar repositories for HeteroGen
Users that are interested in HeteroGen are comparing it to the libraries listed below
Sorting:
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- ☆60Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆29Updated 8 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- ☆17Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- EQueue Dialect☆41Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆24Updated 5 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 8 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Using e-graphs for logic synthesis☆30Updated last week
- ☆24Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆26Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Memory consistency model checking and test generation library.☆16Updated 9 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- HLS project modeling various sparse accelerators.☆12Updated 4 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year