kumasento / polsca
Polyhedral High-Level Synthesis in MLIR
☆29Updated last year
Related projects ⓘ
Alternatives and complementary repositories for polsca
- HeteroCL-MLIR dialect for accelerator design☆40Updated 2 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆102Updated last year
- agile hardware-software co-design☆46Updated 2 years ago
- EQueue Dialect☆39Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆29Updated 6 months ago
- ☆23Updated 4 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 2 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- A hardware synthesis framework with multi-level paradigm☆37Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆21Updated last month
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆19Updated this week
- Fibertree emulator☆12Updated 2 weeks ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆19Updated last year
- ☆84Updated 9 months ago
- ☆51Updated this week
- A polyhedral compiler for hardware accelerators☆56Updated 3 months ago
- ☆26Updated 7 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- Papers, Posters, Presentations, Documentation...☆18Updated 10 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated last week
- A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.☆12Updated 8 months ago
- ☆57Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- ☆37Updated this week