kumasento / polscaLinks
Polyhedral High-Level Synthesis in MLIR
☆33Updated 2 years ago
Alternatives and similar repositories for polsca
Users that are interested in polsca are comparing it to the libraries listed below
Sorting:
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- ☆58Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆61Updated last week
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆24Updated 4 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- ☆97Updated last year
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- agile hardware-software co-design☆51Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆29Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆59Updated 6 months ago
- ☆22Updated 7 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- ☆25Updated last year