kumasento / polsca
Polyhedral High-Level Synthesis in MLIR
☆30Updated 2 years ago
Alternatives and similar repositories for polsca:
Users that are interested in polsca are comparing it to the libraries listed below
- HeteroCL-MLIR dialect for accelerator design☆40Updated 6 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆26Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- ☆24Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 6 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 2 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- ☆57Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- EQueue Dialect☆40Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- ☆15Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 3 months ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated 2 weeks ago
- ☆35Updated 3 years ago
- ☆91Updated last year
- agile hardware-software co-design☆47Updated 3 years ago
- Fibertree emulator☆12Updated 4 months ago
- ☆29Updated this week