kumasento / polscaLinks
Polyhedral High-Level Synthesis in MLIR
☆35Updated 2 years ago
Alternatives and similar repositories for polsca
Users that are interested in polsca are comparing it to the libraries listed below
Sorting:
- EQueue Dialect☆42Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆60Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- ☆62Updated this week
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- ☆24Updated 5 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Updated 2 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- ☆109Updated 2 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- ☆29Updated 8 years ago
- Xilinx Modifications to Halide☆14Updated 4 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆42Updated 10 months ago
- ☆25Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year