engjefersonsantiago / P4HLS

Related projects ⓘ

Alternatives and complementary repositories for P4HLS

• programmable-scheduling / pifo-hardware
  ☆30Updated 8 years ago
• ucb-ee290c / fa18-smartnic
  SmartNIC
  ☆14Updated 5 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 2 years ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆34Updated 3 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆37Updated 5 years ago
• multitenancy-project / menshen
  ☆43Updated 2 years ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆21Updated 5 years ago
• WukLab / FPGA-OS
  ☆32Updated 3 years ago
• fpgasystems / GPU-FPGA-Recommendation-System
  FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters
  ☆15Updated 3 years ago
• efeslab / optimus-hypervisor
  ☆18Updated 3 years ago
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆21Updated 4 years ago
• pgroupATusc / fasthash
  Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
  ☆20Updated 2 years ago
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆20Updated 2 years ago
• utnslab / RingleaderNIC
  ☆13Updated last year
• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17Updated 2 years ago
• ngiambla / libmem
  ☆10Updated last year
• ETH-PLUS / Jingzhao
  ☆31Updated last month
• barabanshek / Dagger
  HW/SW co-designed end-host RPC stack
  ☆19Updated 3 years ago
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆41Updated this week
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆66Updated 2 years ago
• anirudhSK / drmt
  ☆14Updated 7 years ago
• pku-liang / Cement
  A hardware design framework with a timing-deterministic, Rust-embedded HDL and the compilation flow.
  ☆12Updated 8 months ago
• pcie-bench / pcie-model
  ☆55Updated 4 months ago
• CMU-SAFARI / MemBen
  Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …
  ☆19Updated 4 years ago
• maswx / vu13p_corundum
  corundum work on vu13p
  ☆17Updated last year
• NetFPGA / NetFPGA-PLUS
  ☆47Updated 4 months ago
• maltanar / fpga-booleanring-bfs
  Hybrid BFS on Xilinx Zynq
  ☆18Updated 9 years ago
• microsoft / DUA
  DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…
  ☆38Updated 2 years ago
• packet-transactions / banzai
  A machine model for line-rate programmable switches
  ☆24Updated 8 years ago