engjefersonsantiago / P4HLS
P4 compatible HLS modules
☆11Updated 6 years ago
Alternatives and similar repositories for P4HLS:
Users that are interested in P4HLS are comparing it to the libraries listed below
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- ☆30Updated 9 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆62Updated last month
- SmartNIC☆14Updated 6 years ago
- ☆45Updated 2 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Updated 6 years ago
- ☆33Updated 4 years ago
- ☆19Updated 4 years ago
- ☆14Updated last year
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆20Updated 4 years ago
- A machine model for line-rate programmable switches☆24Updated 8 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆68Updated 2 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 3 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17Updated 2 years ago
- ☆51Updated 8 months ago
- An FPGA-based NetTLP adapter☆25Updated 5 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆14Updated 7 years ago
- P4-14/16 Bluespec Compiler☆84Updated 7 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- corundum work on vu13p☆18Updated last year
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆22Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago