fpga-logi / logi-hard
All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)
☆31Updated 9 years ago
Alternatives and similar repositories for logi-hard:
Users that are interested in logi-hard are comparing it to the libraries listed below
- example code for the logi-boards from pong chu HDL book☆26Updated 9 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Wishbone interconnect utilities☆38Updated last week
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Featherweight RISC-V implementation☆52Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆41Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆20Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- Open Processor Architecture☆26Updated 8 years ago
- ZPUino HDL implementation☆89Updated 6 years ago
- GUI editor for hardware description designs☆27Updated last year
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 3 years ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- Yosys Plugins☆21Updated 5 years ago
- ☆41Updated 4 years ago
- Connecting FPGA and MCU using Ethernet RMII☆22Updated 9 years ago
- Atom Hardware IDE☆13Updated 3 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆20Updated 9 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Eclipse based IDE for RISC-V bare metal software development.☆18Updated 5 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- ☆43Updated 10 months ago
- FPGA dev board based on Lattice iCE40 8k☆67Updated 4 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Docker Development Environment for SpinalHDL☆18Updated 6 months ago