fpga-logi / logi-hard
All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)
☆31Updated 9 years ago
Alternatives and similar repositories for logi-hard:
Users that are interested in logi-hard are comparing it to the libraries listed below
- example code for the logi-boards from pong chu HDL book☆26Updated 9 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Simplified environment for litex☆14Updated 4 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- Wishbone interconnect utilities☆39Updated 2 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- ☆41Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 weeks ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆38Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1☆28Updated last year
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆44Updated last week
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 3 months ago
- Open Processor Architecture☆26Updated 9 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago