fpga-logi / logi-hard
All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)
☆31Updated 8 years ago
Alternatives and similar repositories for logi-hard:
Users that are interested in logi-hard are comparing it to the libraries listed below
- example code for the logi-boards from pong chu HDL book☆26Updated 9 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆41Updated 2 years ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆16Updated 5 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- ☆16Updated 4 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆29Updated last month
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 3 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- WISHBONE Builder☆14Updated 8 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆12Updated 9 years ago
- ☆20Updated 2 years ago
- Connecting FPGA and MCU using Ethernet RMII☆22Updated 8 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆34Updated 4 years ago
- simple hyperram controller☆11Updated 5 years ago
- Wishbone interconnect utilities☆38Updated 7 months ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- An open-source VHDL library for FPGA design.☆31Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆59Updated 6 years ago
- RISCV SoftCPU Contest 2018☆14Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆83Updated 6 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- ☆13Updated 2 months ago
- ☆40Updated 4 years ago