fpga-logi / logi-hardLinks
All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)
☆31Updated 9 years ago
Alternatives and similar repositories for logi-hard
Users that are interested in logi-hard are comparing it to the libraries listed below
Sorting:
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Updated 8 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆62Updated 6 years ago
- example code for the logi-boards from pong chu HDL book☆29Updated 10 years ago
- ☆20Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆16Updated last year
- ☆18Updated 5 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆21Updated 5 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆42Updated 2 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated last year
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Updated last year
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆23Updated last week
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 6 years ago
- Portable HyperRAM controller☆59Updated 10 months ago
- ☆27Updated 5 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Simplified environment for litex☆14Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 6 years ago