fpga-logi / logi-hardLinks
All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)
☆31Updated 9 years ago
Alternatives and similar repositories for logi-hard
Users that are interested in logi-hard are comparing it to the libraries listed below
Sorting:
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- example code for the logi-boards from pong chu HDL book☆30Updated 10 years ago
- An open-source VHDL library for FPGA design.☆32Updated 3 years ago
- This repo is for Efinix Xyloni development board users. It has projects and software to get you started working with the board.☆45Updated 2 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated last month
- ☆20Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 7 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆29Updated 6 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 5 years ago
- Repository containing the DSP gateware cores☆14Updated 2 weeks ago
- general-cores☆21Updated 4 months ago
- Bonfire SoC running on FireAnt FPGA Board☆12Updated last year
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 3 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆46Updated last week
- GUI editor for hardware description designs☆30Updated 2 years ago
- HDL tools layer for OpenEmbedded☆17Updated last year
- Projects using the Sipeed Tang Primer FPGA development board☆15Updated 5 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆25Updated 3 years ago
- demo project to show how to use vivado tcl scripts to do everything.☆17Updated 10 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 5 years ago