ymherklotz / vericert
A formally verified high-level synthesis tool based on CompCert and written in Coq.
☆89Updated 8 months ago
Alternatives and similar repositories for vericert:
Users that are interested in vericert are comparing it to the libraries listed below
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 weeks ago
- A core language for rule-based hardware design 🦑☆147Updated 4 months ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆41Updated 2 months ago
- BTOR2 MLIR project☆23Updated last year
- ☆40Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆138Updated 7 months ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 7 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- A generic test bench written in Bluespec☆49Updated 4 years ago
- Verilog development and verification project for HOL4☆25Updated 3 months ago
- Pono: A flexible and extensible SMT-based model checker☆90Updated last week
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆146Updated 4 months ago
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- ☆25Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- A minimal development of SSA theory☆108Updated this week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated last month
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Bluespec BSV HLHDL tutorial☆98Updated 8 years ago
- Formal specification of RISC-V Instruction Set☆98Updated 4 years ago
- Galois RISC-V ISA Formal Tools☆56Updated last year
- A Hardware Pipeline Description Language☆44Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Updated last year
- Reads a state transition system and performs property checking☆76Updated 3 months ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated 2 years ago