ymherklotz / vericert
A formally verified high-level synthesis tool based on CompCert and written in Coq.
☆91Updated 9 months ago
Alternatives and similar repositories for vericert:
Users that are interested in vericert are comparing it to the libraries listed below
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- A core language for rule-based hardware design 🦑☆148Updated 6 months ago
- Time-sensitive affine types for predictable hardware generation☆142Updated 9 months ago
- Verilog development and verification project for HOL4☆26Updated 5 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆151Updated 6 months ago
- ☆40Updated 3 years ago
- FPGA synthesis tool powered by program synthesis☆41Updated this week
- BTOR2 MLIR project☆25Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 9 months ago
- A formal semantics of the RISC-V ISA in Haskell☆163Updated last year
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆66Updated this week
- ☆25Updated 2 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- CoreIR Symbolic Analyzer☆70Updated 4 years ago
- Pono: A flexible and extensible SMT-based model checker☆96Updated last week
- Galois RISC-V ISA Formal Tools☆58Updated 2 weeks ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 2 years ago
- ☆102Updated 2 years ago
- An advanced header-only exact synthesis library☆25Updated 2 years ago
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 3 years ago
- A Hardware Pipeline Description Language☆43Updated last year
- A generic test bench written in Bluespec☆51Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 3 months ago
- ☆13Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆24Updated 2 years ago
- Reads a state transition system and performs property checking☆78Updated last month
- Haskell library for hardware description☆102Updated 4 months ago