ymherklotz / vericert
A formally verified high-level synthesis tool based on CompCert and written in Coq.
☆88Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for vericert
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago
- A core language for rule-based hardware design 🦑☆140Updated last month
- ☆41Updated 3 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆38Updated this week
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- Verilog development and verification project for HOL4☆24Updated 2 weeks ago
- BTOR2 MLIR project☆16Updated 10 months ago
- Pono: A flexible and extensible SMT-based model checker☆82Updated 3 weeks ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 4 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated last month
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆134Updated 4 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- A formal semantics of the RISC-V ISA in Haskell☆156Updated last year
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- A minimal development of SSA theory☆88Updated this week
- Galois RISC-V ISA Formal Tools☆56Updated 10 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- ☆25Updated 2 years ago
- Libraries useful for Dafny programs☆43Updated last week
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆71Updated 5 months ago
- Reads a state transition system and performs property checking☆76Updated 2 weeks ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- ILA Model Database☆20Updated 4 years ago
- Search-based compiler for high-performance DSP programming☆61Updated 3 weeks ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ☆11Updated 3 years ago