A formally verified high-level synthesis tool based on CompCert and written in Coq.
☆101Jan 29, 2026Updated 9 months ago
Alternatives and similar repositories for vericert
Users that are interested in vericert are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 5 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆133May 19, 2022Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆125May 14, 2025Updated last year
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆14Aug 18, 2017Updated 9 years ago
- Verified Verilog Equivalence checker, written and verified in Coq.☆14Oct 20, 2026Updated 2 weeks ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Polyhedral Compilation tool for High Level Synthesis.☆11May 13, 2014Updated 12 years ago
- ☆88Mar 5, 2024Updated 2 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆27Oct 23, 2018Updated 8 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆173Sep 17, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆16Feb 18, 2025Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Verified graph rewriting (for dataflow circuits).☆29Oct 29, 2026Updated last week
- A core language for rule-based hardware design 🦑☆191Dec 10, 2025Updated 10 months ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆232Aug 31, 2020Updated 6 years ago
- A hardware synthesis framework with multi-level paradigm☆46Jan 10, 2025Updated last year
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 6 years ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆24Nov 10, 2020Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆175Nov 7, 2023Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 10 months ago
- GPU kernel verification with Pulse☆28Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆118Sep 9, 2023Updated 3 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Automatically generate a compiler using equality saturation☆36Apr 3, 2024Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Mar 26, 2025Updated last year
- Coq library on rewriting theory and termination☆37Updated this week
- PandA-bambu public repository☆359Updated this week
- ☆30Oct 4, 2017Updated 9 years ago
- A tool to convert Verilog RTL file generated from Xilinx Vivado HLS to an equivalent C Code.☆12Jun 16, 2021Updated 5 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆79Apr 24, 2020Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago