A formally verified high-level synthesis tool based on CompCert and written in Coq.
☆98Jan 29, 2026Updated last month
Alternatives and similar repositories for vericert
Users that are interested in vericert are comparing it to the libraries listed below
Sorting:
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 11 years ago
- ☆16Feb 18, 2025Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119May 14, 2025Updated 9 months ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- ☆87Mar 5, 2024Updated 2 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆128May 19, 2022Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Oct 23, 2018Updated 7 years ago
- An advanced automated reasoning tool for memory consistency model specifications.☆25Dec 6, 2021Updated 4 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- ☆29Oct 4, 2017Updated 8 years ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- A certified semantics for relational programming workout.☆26Oct 15, 2020Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆148Jan 5, 2026Updated 2 months ago
- A formalization of bitset operations in Coq and the corresponding axiomatization and extraction to OCaml native integers [maintainer=@ant…☆24Updated this week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 2 months ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 8 months ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Vitis HLS LLVM source code and examples☆404Sep 30, 2025Updated 5 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 3 months ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Formalisation of the linear lambda calculus in Coq☆10Dec 2, 2018Updated 7 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago