ymherklotz / vericert
A formally verified high-level synthesis tool based on CompCert and written in Coq.
☆86Updated 2 months ago
Related projects: ⓘ
- The source code to the Voss II Hardware Verification Suite☆53Updated this week
- A core language for rule-based hardware design 🦑☆138Updated this week
- FPGA synthesis tool powered by program synthesis☆37Updated this week
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 2 months ago
- CoreIR Symbolic Analyzer☆61Updated 3 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆128Updated 2 months ago
- ☆41Updated 3 years ago
- Verilog development and verification project for HOL4☆23Updated 3 weeks ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆74Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆141Updated 6 months ago
- BTOR2 MLIR project☆16Updated 8 months ago
- Pono: A flexible and extensible SMT-based model checker☆68Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆52Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆32Updated 2 years ago
- ☆24Updated last year
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆155Updated last year
- A generic test bench written in Bluespec☆43Updated 3 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Galois RISC-V ISA Formal Tools☆56Updated 8 months ago
- Chisel library for Unum Type-III Posit Arithmetic☆30Updated 5 months ago
- Manythread RISC-V overlay for FPGA clusters☆35Updated last year
- CHERI-RISC-V model written in Sail☆55Updated this week
- Bluespec BSV HLHDL tutorial☆92Updated 8 years ago
- A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…☆69Updated 3 months ago
- ILA Model Database☆20Updated 3 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆93Updated last month
- Formal specification of RISC-V Instruction Set☆96Updated 4 years ago
- A Hardware Pipeline Description Language☆39Updated 10 months ago