Alternatives and similar repositories for vericert:

Users that are interested in vericert are comparing it to the libraries listed below

• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆57Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆147Updated 5 months ago
• vegaluisjose / reticle
  ☆40Updated 3 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆64Updated 4 years ago
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 8 months ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆25Updated 4 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆151Updated 6 months ago
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆142Updated 8 months ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 4 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆163Updated last year
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆95Updated this week
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆51Updated 4 years ago
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆12Updated 4 years ago
• David-Durst / embeddedHaskellAetherling
  ☆25Updated 2 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆20Updated 2 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆43Updated last year
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆57Updated last year
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆103Updated 4 months ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆58Updated this week
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• rsnikhil / Bluespec_BSV_Tutorial
  Bluespec BSV HLHDL tutorial
  ☆103Updated 9 years ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago