The Shang high-level synthesis framework
☆120May 29, 2014Updated 11 years ago
Alternatives and similar repositories for Shang
Users that are interested in Shang are comparing it to the libraries listed below
Sorting:
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated last month
- A C to verilog compiler☆52Jun 20, 2015Updated 10 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- PandA-bambu public repository☆314Feb 10, 2026Updated 3 weeks ago
- ☆29Oct 4, 2017Updated 8 years ago
- Convert C files into Verilog☆21Jan 27, 2019Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Mar 17, 2023Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- ☆87Mar 5, 2024Updated last year
- ☆20Mar 1, 2021Updated 5 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Polyphony is Python based High-Level Synthesis compiler.☆109Jan 29, 2025Updated last year
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- ☆24May 8, 2015Updated 10 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 6 months ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- ☆60Aug 4, 2023Updated 2 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- mantle library☆44Dec 20, 2022Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆54Jul 17, 2023Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119May 14, 2025Updated 9 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Apr 1, 2020Updated 5 years ago
- Veriloggen: A Mixed-Paradigm Hardware Construction Framework☆325Aug 10, 2024Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year