etherzhhb / ShangLinks
The Shang high-level synthesis framework
☆120Updated 11 years ago
Alternatives and similar repositories for Shang
Users that are interested in Shang are comparing it to the libraries listed below
Sorting:
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- ☆104Updated 3 years ago
- ☆88Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆174Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- ☆87Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated last month
- Documentation for the BOOM processor☆47Updated 8 years ago
- The Task Parallel System Composer (TaPaSCo)☆116Updated this week
- Connectal is a framework for software-driven hardware development.☆176Updated 2 years ago
- Next generation CGRA generator☆118Updated this week
- Chisel components for FPGA projects☆128Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated last year
- Debuggable hardware generator☆71Updated 2 years ago
- ☆15Updated 4 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- ILA Model Database☆24Updated 5 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 4 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184Updated 9 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119Updated 8 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Updated 6 years ago