etherzhhb / ShangLinks
The Shang high-level synthesis framework
☆120Updated 11 years ago
Alternatives and similar repositories for Shang
Users that are interested in Shang are comparing it to the libraries listed below
Sorting:
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆103Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- ☆88Updated 2 years ago
- Next generation CGRA generator☆112Updated this week
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- ☆86Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆162Updated last month
- Debuggable hardware generator☆69Updated 2 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- The Task Parallel System Composer (TaPaSCo)☆111Updated 2 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 2 months ago
- Connectal is a framework for software-driven hardware development.☆171Updated last year
- high-performance RTL simulator☆170Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated last week
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- PACoGen: Posit Arithmetic Core Generator☆74Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- DASS HLS Compiler☆29Updated last year
- Floating point modules for CHISEL☆31Updated 10 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- Chisel components for FPGA projects☆126Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- ILA Model Database☆23Updated 4 years ago