pku-liang / HectorLinks
A hardware synthesis framework with multi-level paradigm
☆42Updated 11 months ago
Alternatives and similar repositories for Hector
Users that are interested in Hector are comparing it to the libraries listed below
Sorting:
- ☆52Updated 11 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last week
- An Open-Source Tool for CGRA Accelerators☆79Updated 3 months ago
- ☆62Updated last week
- ☆53Updated 5 months ago
- ☆60Updated 9 months ago
- ☆87Updated last year
- CGRA Compilation Framework☆89Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- An integrated CGRA design framework☆91Updated 9 months ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆15Updated 3 years ago
- ☆60Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆56Updated 4 months ago
- CGRA framework with vectorization support.☆42Updated this week
- ☆108Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆155Updated this week
- A DSL for Systolic Arrays☆83Updated 7 years ago
- ☆17Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated this week