pku-liang / HectorView external linksLinks
A hardware synthesis framework with multi-level paradigm
☆44Jan 10, 2025Updated last year
Alternatives and similar repositories for Hector
Users that are interested in Hector are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Jul 17, 2023Updated 2 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Feb 6, 2026Updated last week
- ☆17Feb 3, 2023Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆18Aug 5, 2022Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- PyTorch model to RTL flow for low latency inference☆131Mar 15, 2024Updated last year
- ☆52Jan 16, 2025Updated last year
- A scalable High-Level Synthesis framework on MLIR☆288May 15, 2024Updated last year
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Nov 12, 2024Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- ☆17Mar 26, 2025Updated 10 months ago
- PandA-bambu public repository☆313Jan 17, 2026Updated 3 weeks ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18May 12, 2022Updated 3 years ago
- generating hardware accelerators for pangenomic graph queries☆39Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆164Updated this week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Jan 29, 2026Updated 2 weeks ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆12Jun 26, 2025Updated 7 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- ☆87Mar 5, 2024Updated last year
- Fearless hardware design☆194Aug 20, 2025Updated 5 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Aug 16, 2025Updated 5 months ago
- Symbolic range analysis for LLVM.☆12Jan 10, 2016Updated 10 years ago
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 10 months ago
- Polynormer: Polynomial-Expressive Graph Transformer in Linear Time (ICLR'24)☆42Apr 6, 2024Updated last year
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Jun 11, 2024Updated last year
- ☆24Nov 10, 2020Updated 5 years ago