pku-liang / HectorLinks
A hardware synthesis framework with multi-level paradigm
☆41Updated 10 months ago
Alternatives and similar repositories for Hector
Users that are interested in Hector are comparing it to the libraries listed below
Sorting:
- ☆49Updated 9 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆61Updated last week
- ☆60Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆78Updated last month
- DASS HLS Compiler☆29Updated 2 years ago
- ☆87Updated last year
- An integrated CGRA design framework☆91Updated 7 months ago
- ☆53Updated 4 months ago
- ☆15Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆105Updated last year
- ☆32Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- ☆60Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆51Updated 3 months ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆71Updated 7 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago