pku-liang / Hector
A hardware synthesis framework with multi-level paradigm
☆38Updated 2 months ago
Alternatives and similar repositories for Hector:
Users that are interested in Hector are comparing it to the libraries listed below
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- ☆40Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- ILA Model Database☆22Updated 4 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated last week
- ☆42Updated this week
- ☆15Updated 2 years ago
- ☆15Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CGRA framework with vectorization support.☆27Updated this week
- ☆87Updated last year
- ☆55Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated last week
- ☆57Updated last year
- An integrated CGRA design framework☆87Updated 4 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆26Updated 7 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆47Updated last month
- CGRA Compilation Framework☆83Updated last year
- An Open-Source Tool for CGRA Accelerators☆19Updated 11 months ago
- DASS HLS Compiler☆29Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 5 months ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆120Updated 4 years ago
- ☆11Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago