pku-liang / HectorLinks
A hardware synthesis framework with multi-level paradigm
☆43Updated last year
Alternatives and similar repositories for Hector
Users that are interested in Hector are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆52Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- ☆62Updated last week
- ☆62Updated 10 months ago
- ☆56Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- An integrated CGRA design framework☆91Updated 10 months ago
- CGRA Compilation Framework☆91Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆58Updated 6 months ago
- ☆87Updated last year
- ☆60Updated 2 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆32Updated last year
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆15Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆109Updated last year
- ☆17Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- EQueue Dialect☆41Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- CGRA framework with vectorization support.☆43Updated this week