Alternatives and similar repositories for ANT-Quantization:

Users that are interested in ANT-Quantization are comparing it to the libraries listed below

• pku-liang / Sanger
  A co-design architecture on sparse attention
  ☆51Updated 3 years ago
• jeffreyyu0602 / quantized-training
  ☆22Updated this week
• snu-comparch / Tender
  Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)
  ☆13Updated 7 months ago
• abdelfattah-lab / BitMoD-HPCA-25
  ☆19Updated 2 months ago
• ChengZhang-98 / llm-mixed-q
  Official implementation of EMNLP'23 paper "Revisiting Block-based Quantisation: What is Important for Sub-8-bit LLM Inference?"
  ☆19Updated last year
• PrincetonUniversity / LLMCompass
  ☆118Updated 8 months ago
• mit-han-lab / spatten
  [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
  ☆82Updated 6 months ago
• casys-kaist / NeuPIMs
  NeuPIMs Simulator
  ☆71Updated 8 months ago
• hatsu3 / Sanger
  ☆43Updated 3 years ago
• SET-Scheduling-Project / GEMINI-HPCA2024
  Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
  ☆72Updated last month
• sjtu-zhao-lab / SALO
  An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences
  ☆25Updated 11 months ago
• GATECH-EIC / ViTCoD
  [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design
  ☆103Updated last year
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆93Updated 3 weeks ago
• scale-snu / attacc_simulator
  ☆52Updated 8 months ago
• SET-Scheduling-Project / SET-ISCA2023
  The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.
  ☆59Updated last week
• naver-aics / lut-gemm
  ☆50Updated 11 months ago
• hsharma35 / bitfusion
  Simulator for BitFusion
  ☆95Updated 4 years ago
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆41Updated 2 years ago
• pku-liang / TENET
  An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…
  ☆83Updated 10 months ago
• SJTU-ReArch-Group / Paper-Reading-List
  ☆99Updated last month
• jha-lab / acceltran
  [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers
  ☆34Updated last year
• isakedo / DNNsim
  ☆32Updated 4 years ago
• maestro-project / confuciux
  ☆32Updated 3 years ago
• chiragsakhuja / spotlight
  ☆13Updated 2 years ago
• abhibambhaniya / GenZ-LLM-Analyzer
  LLM Inference analyzer for different hardware platforms
  ☆52Updated last month
• Aayush-Ankit / puma-simulator
  [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…
  ☆62Updated last year
• Zhaoshixin-sky / CIM-MLC
  [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
  ☆28Updated 9 months ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆48Updated last week
• georgia-tech-synergy-lab / SIGMA
  RTL implementation of Flex-DPE.
  ☆97Updated 5 years ago
• chenxm1986 / PIM-Toolchain
  EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator
  ☆10Updated 3 months ago