A framework for fast exploration of the depth-first scheduling space for DNN accelerators
☆43Feb 8, 2023Updated 3 years ago
Alternatives and similar repositories for DeFiNES
Users that are interested in DeFiNES are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆191Apr 27, 2026Updated last month
- HW accelerator mapping optimization framework for in-memory computing☆30Jun 3, 2025Updated 11 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆67Jul 5, 2025Updated 10 months ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆83Mar 12, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A DAG processor and compiler for a tree-based spatial datapath.☆16Aug 24, 2022Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆85Apr 26, 2026Updated last month
- Model LLM inference on single-core dataflow accelerators☆18Dec 16, 2025Updated 5 months ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆68Apr 12, 2024Updated 2 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Aug 10, 2022Updated 3 years ago
- Processing in Memory Emulation☆27Feb 24, 2023Updated 3 years ago
- mRNA☆27Mar 16, 2021Updated 5 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆484Apr 30, 2026Updated 3 weeks ago
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆16Sep 25, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Nov 12, 2023Updated 2 years ago
- ☆15Jul 25, 2024Updated last year
- Perceptron-based branch predictor written in C++☆14Dec 14, 2016Updated 9 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆114Apr 28, 2025Updated last year
- ☆19Jun 17, 2022Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆60Nov 22, 2023Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆70Apr 17, 2023Updated 3 years ago
- ☆14Oct 8, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆253Apr 15, 2024Updated 2 years ago
- Repository to host and maintain SCALE-Sim code☆466Feb 2, 2026Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- ☆29Feb 26, 2023Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆24Jul 12, 2023Updated 2 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆50May 20, 2026Updated last week
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- [HPCA 2023] ViTCoD: Vision Transformer Acceleration via Dedicated Algorithm and Accelerator Co-Design☆131Jun 27, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Eyeriss Chip (researched by MIT, a CNN accelerator) simulator and New DNN framework "Hive"☆224Dec 22, 2020Updated 5 years ago
- Driving Snax with MLIR☆21Apr 22, 2026Updated last month
- Automatic Mapping Generation, Verification, and Exploration for ISA-based Spatial Accelerators☆124Oct 26, 2022Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆48Aug 8, 2022Updated 3 years ago
- ☆13Aug 1, 2024Updated last year
- ☆31Jun 8, 2022Updated 3 years ago
- ☆45Jun 30, 2024Updated last year