KULeuven-MICAS / DeFiNESLinks
A framework for fast exploration of the depth-first scheduling space for DNN accelerators
☆39Updated 2 years ago
Alternatives and similar repositories for DeFiNES
Users that are interested in DeFiNES are comparing it to the libraries listed below
Sorting:
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- A co-design architecture on sparse attention☆52Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆43Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- ☆27Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last month
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆41Updated 11 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- ☆45Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆82Updated 3 years ago
- ☆16Updated 3 weeks ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆36Updated last year
- ☆34Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆27Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆19Updated 9 months ago
- ☆18Updated 2 years ago
- Model LLM inference on single-core dataflow accelerators☆10Updated 3 months ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆135Updated 2 years ago
- ☆28Updated last week