KULeuven-MICAS / DeFiNES
A framework for fast exploration of the depth-first scheduling space for DNN accelerators
☆37Updated 2 years ago
Alternatives and similar repositories for DeFiNES:
Users that are interested in DeFiNES are comparing it to the libraries listed below
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 2 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- A co-design architecture on sparse attention☆50Updated 3 years ago
- ☆26Updated 3 months ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year
- Eyeriss chip simulator☆36Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- ☆70Updated 4 years ago
- ☆39Updated 8 months ago
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- ☆23Updated 7 months ago
- ☆32Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆62Updated last week
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆28Updated 3 years ago
- ☆43Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆28Updated 9 months ago
- ☆33Updated 6 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆14Updated 6 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆30Updated this week
- ☆33Updated this week
- Approximate layers - TensorFlow extension☆27Updated 10 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago