KULeuven-MICAS / DeFiNES
A framework for fast exploration of the depth-first scheduling space for DNN accelerators
☆38Updated 2 years ago
Alternatives and similar repositories for DeFiNES:
Users that are interested in DeFiNES are comparing it to the libraries listed below
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 3 weeks ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆51Updated last week
- A co-design architecture on sparse attention☆50Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆39Updated last year
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated last month
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- ☆26Updated last week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- ☆43Updated 3 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- ☆39Updated 9 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆50Updated last year
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆143Updated last week
- ☆34Updated 4 years ago
- ☆70Updated 5 years ago
- ☆18Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- ☆24Updated 8 months ago
- ☆65Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- The codes and artifacts associated with our MICRO'22 paper titled: "Adaptable Butterfly Accelerator for Attention-based NNs via Hardware …☆124Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago