jerry-D / SYMPL-GP-GPU-Compute-Engines
Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in open-source Verilog RTL for 32-bit single-precision floating-point accelerated applications.
☆22Updated 6 years ago
Alternatives and similar repositories for SYMPL-GP-GPU-Compute-Engines:
Users that are interested in SYMPL-GP-GPU-Compute-Engines are comparing it to the libraries listed below
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- ☆63Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- SoftCPU/SoC engine-V☆54Updated last month
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 9 months ago
- Parallel Array of Simple Cores. Multicore processor.☆97Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Advanced Debug Interface☆14Updated 3 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆29Updated 9 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Updated 7 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago
- An implementation of RISC-V☆30Updated 3 weeks ago
- Yet Another RISC-V Implementation☆91Updated 7 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- OpenFPGA☆33Updated 7 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year