jerry-D / SYMPL-GP-GPU-Compute-EnginesLinks
Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in open-source Verilog RTL for 32-bit single-precision floating-point accelerated applications.
☆22Updated 6 years ago
Alternatives and similar repositories for SYMPL-GP-GPU-Compute-Engines
Users that are interested in SYMPL-GP-GPU-Compute-Engines are comparing it to the libraries listed below
Sorting:
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- ☆36Updated 2 years ago
- ☆63Updated 6 years ago
- Advanced Debug Interface☆15Updated 4 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 7 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Useful utilities for BAR projects☆31Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- OpenFPGA☆34Updated 7 years ago
- An implementation of RISC-V☆33Updated last week
- PicoRV☆44Updated 5 years ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week