jerry-D / SYMPL-GP-GPU-Compute-EnginesLinks
Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in open-source Verilog RTL for 32-bit single-precision floating-point accelerated applications.
☆22Updated 6 years ago
Alternatives and similar repositories for SYMPL-GP-GPU-Compute-Engines
Users that are interested in SYMPL-GP-GPU-Compute-Engines are comparing it to the libraries listed below
Sorting:
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- Useful utilities for BAR projects☆31Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- Advanced Debug Interface☆15Updated 5 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- ☆63Updated 6 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- OpenFPGA☆34Updated 7 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- ☆36Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago