jerry-D / SYMPL-GP-GPU-Compute-Engines
Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in open-source Verilog RTL for 32-bit single-precision floating-point accelerated applications.
☆22Updated 6 years ago
Alternatives and similar repositories for SYMPL-GP-GPU-Compute-Engines
Users that are interested in SYMPL-GP-GPU-Compute-Engines are comparing it to the libraries listed below
Sorting:
- Open Processor Architecture☆26Updated 9 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Advanced Debug Interface☆15Updated 3 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- Useful utilities for BAR projects☆31Updated last year
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 7 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- SoftCPU/SoC engine-V☆54Updated last month
- ☆36Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago