jerry-D / SYMPL-GP-GPU-Compute-Engines
Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in open-source Verilog RTL for 32-bit single-precision floating-point accelerated applications.
☆22Updated 6 years ago
Alternatives and similar repositories for SYMPL-GP-GPU-Compute-Engines:
Users that are interested in SYMPL-GP-GPU-Compute-Engines are comparing it to the libraries listed below
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- A Verilog Synthesis Regression Test☆35Updated 11 months ago
- Open Processor Architecture☆26Updated 8 years ago
- ☆63Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 7 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆94Updated 5 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- SoftCPU/SoC engine-V☆54Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆17Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆37Updated last year
- SoCRocket - Core Repository☆34Updated 7 years ago
- Useful utilities for BAR projects☆31Updated last year
- An implementation of RISC-V☆21Updated last week
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆21Updated last month
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated 2 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Xilinx Unisim Library in Verilog☆73Updated 4 years ago
- Yet Another RISC-V Implementation☆86Updated 5 months ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆16Updated 9 months ago
- ☆36Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago