Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in open-source Verilog RTL for 32-bit single-precision floating-point accelerated applications.
☆22Jan 2, 2019Updated 7 years ago
Alternatives and similar repositories for SYMPL-GP-GPU-Compute-Engines
Users that are interested in SYMPL-GP-GPU-Compute-Engines are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- A Simple to use build environment for parallella using yocto☆13Jul 28, 2025Updated last year
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Oct 19, 2026Updated last week
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 3 years ago
- PipeProof☆11Dec 18, 2019Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🔁 elastic circuit toolchain☆33Jul 20, 2026Updated 3 months ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- This is a software reference code to implement the FPGA remote debug feature. User will compile the reference code into a user space appl…☆14Feb 28, 2026Updated 8 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A custom 16-bit computer☆13Oct 17, 2018Updated 8 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- An executable specification of the RISCV ISA in L3.☆44Mar 1, 2019Updated 7 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenSPARC-based SoC☆78Jul 17, 2014Updated 12 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆101May 16, 2019Updated 7 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 9 years ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 8 years ago
- Python interface to FPGA interchange format☆41Oct 19, 2022Updated 4 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Jul 16, 2026Updated 3 months ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 4 years ago
- A home for Genesis2 sources.☆47Oct 15, 2026Updated 2 weeks ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- A RISC-V processor☆14Dec 11, 2018Updated 7 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago