mattvenn / pyfda-cocotb-demoLinks
Audio filtering with pyfda and cocotb
☆10Updated 4 years ago
Alternatives and similar repositories for pyfda-cocotb-demo
Users that are interested in pyfda-cocotb-demo are comparing it to the libraries listed below
Sorting:
- ☆13Updated 5 months ago
- ☆26Updated last year
- APB Logic☆18Updated 5 months ago
- UART models for cocotb☆29Updated 2 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- ☆16Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago
- Open Source PHY v2☆28Updated last year
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SystemVerilog Linter based on pyslang☆30Updated last month
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Updated 7 years ago
- UVM Python Verification Agents Library☆14Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Extensible FPGA control platform☆62Updated 2 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated 10 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Open FPGA Modules☆23Updated 7 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- A compact, configurable RISC-V core☆11Updated 2 months ago
- Python Tool for UVM Testbench Generation☆52Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- ☆36Updated 2 years ago