mattvenn / pyfda-cocotb-demoLinks
Audio filtering with pyfda and cocotb
☆12Updated 5 years ago
Alternatives and similar repositories for pyfda-cocotb-demo
Users that are interested in pyfda-cocotb-demo are comparing it to the libraries listed below
Sorting:
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- A CIC filter implemented in Verilog☆22Updated 10 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- ☆24Updated 5 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated last year
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated this week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 6 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- UART models for cocotb☆29Updated 2 weeks ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆10Updated 4 months ago
- ☆26Updated 2 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 3 months ago
- Open FPGA Modules☆24Updated 11 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated 2 weeks ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- 10 Gigabit Ethernet MAC Core UVM Verification☆14Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- An example Python-based MDV testbench for apbi2c core☆30Updated last year
- hdmi-ts Project☆13Updated 8 years ago
- Flip flop setup, hold & metastability explorer tool☆50Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 3 months ago