Alternatives and similar repositories for trollstigen-fpga

Users that are interested in trollstigen-fpga are comparing it to the libraries listed below

• SiliconSemantics / firrtlator

  View on GitHub
  firrtlator is a FIRRTL C++ library
  ☆23Dec 15, 2016Updated 9 years ago
• mmicko / cross-fpga

  View on GitHub
  Cross compile FPGA tools
  ☆21Jan 4, 2021Updated 5 years ago
• janrinze / miniatom

  View on GitHub
  Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard
  ☆11Apr 30, 2023Updated 2 years ago
• ArcaneNibble / KinglerPAR

  View on GitHub
  Next-Generation FPGA Place-and-Route
  ☆10Aug 1, 2018Updated 7 years ago
• phanrahan / mantle

  View on GitHub
  mantle library
  ☆44Dec 20, 2022Updated 3 years ago
• emeb / up5k_riscv

  View on GitHub
  There are many RISC V projects on iCE40. This one is mine.
  ☆14Jun 25, 2020Updated 5 years ago
• libresilicon / coriolis

  View on GitHub
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15May 21, 2018Updated 7 years ago
• szellmann / burst

  View on GitHub
  A C++ template library for FPGAs on top of Xilinx Vivado HLS
  ☆14Feb 2, 2017Updated 9 years ago
• StanfordAHA / lassen

  View on GitHub
  The PE for the second generation CGRA (garnet).
  ☆18Apr 25, 2025Updated 9 months ago
• lexbailey / C88

  View on GitHub
  C88 is Homebrew CPU that has a ram that is only 8x8 Bits in size. It'll fit on a papilio one 500k which has enough pins for all the switc…
  ☆18Jun 1, 2021Updated 4 years ago
• rdaly525 / coreir

  View on GitHub
  ☆104Jun 27, 2022Updated 3 years ago
• cdonovick / peak

  View on GitHub
  Peak : Processor Specification Language ala Newell and Bell's ISP
  ☆20Dec 5, 2023Updated 2 years ago
• ucb-art / craft2-chip

  View on GitHub
  Craft 2 top-level repository
  ☆14May 15, 2019Updated 6 years ago
• jerry-D / SYMPL-GP-GPU-Compute-Engines

  View on GitHub
  Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…
  ☆22Jan 2, 2019Updated 7 years ago
• KestrelComputer / polaris

  View on GitHub
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Feb 24, 2023Updated 2 years ago
• PyHDI / ipgen

  View on GitHub
  IP-core package generator for AXI4/Avalon
  ☆22Nov 25, 2018Updated 7 years ago
• ucb-bar / fpga-spartan6

  View on GitHub
  Support for zScale on Spartan6 FPGAs
  ☆15Aug 3, 2015Updated 10 years ago
• essennell / narl

  View on GitHub
  Not Another Range Library
  ☆39Mar 9, 2014Updated 11 years ago
• UGent-HES / tlut_flow

  View on GitHub
  TLUT tool flow for parameterised configurations for FPGAs
  ☆16Aug 5, 2024Updated last year
• blackmesalabs / ChipVault

  View on GitHub
  Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.
  ☆12Jan 15, 2017Updated 9 years ago
• khoapham / efcad

  View on GitHub
  ☆16Aug 21, 2019Updated 6 years ago
• The-OpenROAD-Project / OpenROAD-Cloud

  View on GitHub
  The source code that empowers OpenROAD Cloud
  ☆12Jun 29, 2020Updated 5 years ago
• laforest / Octavo

  View on GitHub
  Verilog FPGA Parts Library. Old Octavo soft-CPU project.
  ☆76Apr 2, 2019Updated 6 years ago
• robertdavidgraham / c10mbench

  View on GitHub
  ☆13Sep 30, 2020Updated 5 years ago
• amiq-consulting / uvm_reg_to_ipxact

  View on GitHub
  ☆16May 10, 2019Updated 6 years ago
• chipforge / PearlRiver

  View on GitHub
  1st Testwafer for LibreSilicon
  ☆15May 24, 2019Updated 6 years ago
• daveshah1 / nextpnr

  View on GitHub
  nextpnr portable FPGA place and route tool
  ☆11Nov 30, 2020Updated 5 years ago
• smunaut / v4l2ucp-qt5

  View on GitHub
  A universal control panel for Video for Linux Two (V4L2) devices.
  ☆14Mar 30, 2020Updated 5 years ago
• mithro / pmod-hdmi

  View on GitHub
  HDMI Expansion Modules compatible with the Pmod standard
  ☆11Apr 5, 2018Updated 7 years ago
• eddelbuettel / asioheaders

  View on GitHub
  R package providing Asio C++ library header files
  ☆14Nov 26, 2025Updated 2 months ago
• gregdavill / litex-hyperram

  View on GitHub
  Standard HyperRAM core for ECP5 written in Litex/Migen
  ☆14Dec 6, 2019Updated 6 years ago
• enjoy-digital / litex_vexriscv_smp_test

  View on GitHub
  VexRiscv-SMP integration test with LiteX.
  ☆26Nov 16, 2020Updated 5 years ago
• gatecat / litex-nexus-mipi

  View on GitHub
  MIPI testing with LiteX on CrossLink-NX
  ☆14Jan 29, 2026Updated 2 weeks ago
• OpenCAPI / omi_device_ice

  View on GitHub
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆20Jan 5, 2023Updated 3 years ago
• phanrahan / loam

  View on GitHub
  Loam system models
  ☆16Dec 30, 2019Updated 6 years ago
• FPGA-Research / zynq-ultrascale-readback-capture

  View on GitHub
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆18Nov 15, 2019Updated 6 years ago
• felixheld / AXIOM-photonSDI-hw

  View on GitHub
  SDI interface board for the apertus° AXIOM beta camera
  ☆13Jan 19, 2019Updated 7 years ago
• kbeckmann / pergola_projects

  View on GitHub
  My pergola FPGA projects
  ☆30Jun 23, 2021Updated 4 years ago
• SpinalHDL / SpinalBaseProject-OLD-

  View on GitHub
  ☆10Dec 18, 2017Updated 8 years ago