rbkettlewell / trollstigen-fpga

Related projects: ⓘ

• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• dirjud / Nitro-Parts-lib-Xilinx
  This is mainly a simulation library of xilinx primitives that are verilator compatible.
  ☆31Updated 2 months ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆33Updated 5 months ago
• antmicro / verilator-dynamic-scheduler-examples
  ☆22Updated 11 months ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆21Updated 4 years ago
• jerry-D / SYMPL-GP-GPU-Compute-Engines
  Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…
  ☆22Updated 5 years ago
• efabless / sky130_sram_macros_old
  ☆35Updated 2 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 6 years ago
• YosysHQ / padring
  A padring generator for ASICs
  ☆22Updated last year
• maltanar / rosetta
  Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ
  ☆32Updated 6 years ago
• rsnikhil / RISCV_Piccolo_v1
  Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).
  ☆33Updated 8 years ago
• Xilinx / XilinxUnisimLibrary
  Xilinx Unisim Library in Verilog
  ☆68Updated 4 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆17Updated 2 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated last year
• enjoy-digital / litesata_axiom
  ☆12Updated 3 years ago
• rqou / KinglerPAR
  Next-Generation FPGA Place-and-Route
  ☆10Updated 6 years ago
• efabless / proton
  ☆28Updated 4 years ago
• chipsalliance / fpga-interchange-schema
  ☆51Updated 2 years ago
• ucb-bar / OpenSoCFabric
  OpenSoC Fabric - A Network-On-Chip Generator
  ☆17Updated 7 years ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆20Updated 3 years ago
• StanfordAHA / CGRAGenerator
  ☆19Updated this week
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆20Updated 5 years ago
• phanrahan / mantle
  mantle library
  ☆42Updated last year
• openrisc / or1k_marocchino
  OpenRISC processor IP core based on Tomasulo algorithm
  ☆29Updated 2 years ago
• micro-FPGA / engine-V
  SoftCPU/SoC engine-V
  ☆54Updated last year
• ypyatnychko / tlv-comp
  ☆25Updated 3 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆40Updated 2 months ago
• pulp-platform / adv_dbg_if
  Advanced Debug Interface
  ☆12Updated last year
• b224hisl / rioschip
  ☆31Updated last year
• malkadi / FGPU
  FGPU is a soft GPU architecture general purpose computing
  ☆53Updated 3 years ago