rbkettlewell / trollstigen-fpgaLinks
Open source fpga project leveraging vtr CAD flow.
☆26Updated 2 years ago
Alternatives and similar repositories for trollstigen-fpga
Users that are interested in trollstigen-fpga are comparing it to the libraries listed below
Sorting:
- Benchmarks for Yosys development☆24Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- A Verilog Synthesis Regression Test☆37Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- OpenFPGA☆34Updated 7 years ago
- ☆23Updated 2 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- mantle library☆44Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 9 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆38Updated 3 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- PicoRV☆44Updated 5 years ago
- ☆26Updated 4 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- A time-predictable processor for mixed-criticality systems☆59Updated 8 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago