rbkettlewell / trollstigen-fpgaLinks
Open source fpga project leveraging vtr CAD flow.
☆26Updated 2 years ago
Alternatives and similar repositories for trollstigen-fpga
Users that are interested in trollstigen-fpga are comparing it to the libraries listed below
Sorting:
- A Verilog Synthesis Regression Test☆37Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 8 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- ☆36Updated 2 years ago
- ☆27Updated 4 months ago
- OpenFPGA☆34Updated 7 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- ☆22Updated last month
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- Yosys Plugins☆21Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- ☆33Updated 2 years ago
- mantle library☆44Updated 2 years ago
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago
- Yet Another VHDL tool☆31Updated 8 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆43Updated 2 weeks ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- ☆56Updated 2 years ago