☆16May 10, 2019Updated 6 years ago
Alternatives and similar repositories for uvm_reg_to_ipxact
Users that are interested in uvm_reg_to_ipxact are comparing it to the libraries listed below
Sorting:
- ☆11May 31, 2016Updated 9 years ago
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated last month
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Apr 15, 2020Updated 5 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 2 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- SystemVerilog VIP for AMBA APB protocol☆86Nov 11, 2021Updated 4 years ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 10 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 4 years ago
- ☆14Feb 24, 2025Updated last year
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago
- Generate UVM register model from compiled SystemRDL input☆60Nov 25, 2025Updated 3 months ago
- Examples and reference for System Verilog Assertions☆91Mar 18, 2017Updated 8 years ago
- Novel GUI Based UVM Testbench Template Builder☆150Apr 14, 2021Updated 4 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆34Jul 27, 2024Updated last year
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- SystemVerilog stuff and stuff.☆12Jun 2, 2016Updated 9 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Feb 28, 2026Updated last week
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 9 months ago
- Import and export IP-XACT XML register models☆37Nov 5, 2025Updated 4 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 5 years ago
- Lectures on Computer Architecture☆13Apr 11, 2022Updated 3 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Aug 3, 2021Updated 4 years ago