☆15May 10, 2019Updated 7 years ago
Alternatives and similar repositories for uvm_reg_to_ipxact
Users that are interested in uvm_reg_to_ipxact are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆65Jan 28, 2026Updated 4 months ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- IPXACT Register Map Generator☆11May 9, 2021Updated 5 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated last year
- ☆12May 31, 2016Updated 9 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- FTDI USB driver with bitbang mode☆13Dec 5, 2013Updated 12 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Verification Template Engine is a Jinja2-based template engine targeted at verification engineers☆14Jan 4, 2024Updated 2 years ago
- SystemVerilog VIP for AMBA APB protocol☆89Nov 11, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 2 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- This example demonstrates the use of the Generic Interrupt Controller (GIC) in a baremetal environment.☆13Apr 2, 2024Updated 2 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- A utility for processing command line arguments☆18Dec 19, 2025Updated 5 months ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆11Mar 23, 2018Updated 8 years ago
- Library for complex bitfields☆19May 25, 2024Updated 2 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13May 20, 2026Updated last week
- Verification IP for UART protocol☆25Aug 3, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated last year
- Novel GUI Based UVM Testbench Template Builder☆153Apr 14, 2021Updated 5 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated last month
- YAMM package repository☆34Mar 20, 2023Updated 3 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 8 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- ☆22May 18, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated 11 months ago
- Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org)☆11Apr 9, 2015Updated 11 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated last month