ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor
☆11Aug 23, 2017Updated 8 years ago
Alternatives and similar repositories for DualCoreProcessor
Users that are interested in DualCoreProcessor are comparing it to the libraries listed below
Sorting:
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Feb 10, 2026Updated 2 weeks ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆18Oct 23, 2016Updated 9 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Aug 3, 2021Updated 4 years ago
- A simple, working, 32-bit ALU design.☆14Dec 26, 2014Updated 11 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Mar 12, 2017Updated 8 years ago
- Generate UVM testbench framework template files with Python 3☆27Dec 23, 2019Updated 6 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 7 years ago
- uvm auto generator☆24Aug 27, 2018Updated 7 years ago
- ☆11May 31, 2016Updated 9 years ago
- ☆27May 11, 2021Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- YAMM package repository☆32Mar 20, 2023Updated 2 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated last month
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆39Nov 24, 2022Updated 3 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆39Jun 24, 2020Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated last month
- Central Internal Auditing: Audit model events like update/create/delete + attribute changes + grouped them by transaction, in normalized …☆13Jul 3, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Türk Yer Tespiti Aracı☆26Jan 5, 2024Updated 2 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago