This script builds the UVM register model, based on pre-defined address map in markdown (mk) style
☆12Mar 23, 2018Updated 8 years ago
Alternatives and similar repositories for regModel
Users that are interested in regModel are comparing it to the libraries listed below
Sorting:
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- a very simple risc_cpu verification demo with uvm☆26Apr 28, 2019Updated 6 years ago
- study uvm step by step☆11Mar 28, 2019Updated 6 years ago
- Pipeline CPU of MIPS architecture with L1 Data Cache by Verilog☆20Mar 11, 2021Updated 5 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- an open source uvm verification platform for e200 (riscv)☆29May 5, 2018Updated 7 years ago
- uvm auto generator☆24Aug 27, 2018Updated 7 years ago
- UVM Generator☆49May 9, 2024Updated last year
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 9 months ago
- UVM interactive debug library☆35Feb 28, 2026Updated 3 weeks ago
- SystemVerilog VIP for AMBA APB protocol☆87Nov 11, 2021Updated 4 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Aug 3, 2021Updated 4 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆116Nov 27, 2017Updated 8 years ago
- System verilog register model for uvm testbenches.☆21Aug 29, 2018Updated 7 years ago
- 根据最近看的一本书编写的对应RTL以及Testbench☆20Mar 12, 2017Updated 9 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆119Dec 29, 2024Updated last year
- ☆16May 10, 2019Updated 6 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆13Oct 26, 2019Updated 6 years ago
- An UVM example of UART☆20Aug 31, 2020Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 10 years ago
- YAMM package repository☆32Mar 20, 2023Updated 3 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- UVM examples and projects☆157Jun 28, 2025Updated 8 months ago
- ☆15Jun 27, 2024Updated last year
- Novel GUI Based UVM Testbench Template Builder☆151Apr 14, 2021Updated 4 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- UVM Testbench For SystemVerilog Combinator Implementation☆57Jan 21, 2017Updated 9 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago