briandong / regModelLinks
This script builds the UVM register model, based on pre-defined address map in markdown (mk) style
☆12Updated 7 years ago
Alternatives and similar repositories for regModel
Users that are interested in regModel are comparing it to the libraries listed below
Sorting:
- UVM Clock and Reset Agent☆13Updated 8 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- ☆13Updated last year
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆12Updated 10 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- ☆26Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆12Updated 9 years ago
- ☆16Updated 6 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Verification IP for UART protocol☆20Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆29Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 3 months ago
- CORE-V MCU UVM Environment and Test Bench☆22Updated last year
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- ☆14Updated 6 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Updated 7 years ago
- General Purpose I/O agent written in UVM☆17Updated 8 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆35Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- UVM VIP architecture generator☆20Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 7 months ago