RISC-V RV64IS-compatible processor for the Kestrel-3
☆21Feb 24, 2023Updated 3 years ago
Alternatives and similar repositories for polaris
Users that are interested in polaris are comparing it to the libraries listed below
Sorting:
- A small 32-bit implementation of the RISC-V architecture☆32Jul 17, 2020Updated 5 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Yet Another RISC-V Implementation☆99Sep 21, 2024Updated last year
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 12 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 10 months ago
- ☆17Apr 14, 2022Updated 3 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- ☆13Sep 30, 2020Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- R package providing Asio C++ library header files☆14Nov 26, 2025Updated 3 months ago
- ☆10Nov 6, 2018Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 9 years ago
- Not Another Range Library☆39Mar 9, 2014Updated 12 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 11 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Design space for LLVM/Clang work☆45Jun 14, 2012Updated 13 years ago
- GNU Superoptimizer Version 2☆26May 19, 2021Updated 4 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 6 years ago
- Generate visual studio solution from a bazel workspace.☆13Jan 19, 2022Updated 4 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆372Jul 12, 2017Updated 8 years ago
- A Tiny Processor Core☆114Jul 14, 2025Updated 8 months ago
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Sep 2, 2019Updated 6 years ago
- ☆29Oct 23, 2017Updated 8 years ago
- An assemble-it-yourself computer project board using a TinyFPGA B2 module at its heart.☆15Jan 10, 2018Updated 8 years ago