RISC-V RV64IS-compatible processor for the Kestrel-3
☆21Feb 24, 2023Updated 3 years ago
Alternatives and similar repositories for polaris
Users that are interested in polaris are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 3 weeks ago
- ☆10Nov 8, 2019Updated 6 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 13 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 3 years ago
- Yosys plugin for synthesis of Bluespec code☆17Sep 8, 2021Updated 5 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 4 months ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Oct 31, 2017Updated 8 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 8 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆17Apr 14, 2022Updated 4 years ago
- ☆13Sep 30, 2020Updated 5 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆14Nov 8, 2019Updated 6 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Updated this week
- R package providing Asio C++ library header files☆13Jul 27, 2026Updated last month
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆77Apr 2, 2019Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- Light-weight RISC-V RV32IMC microcontroller core.☆104Mar 4, 2017Updated 9 years ago
- GNU Superoptimizer Version 2☆26May 19, 2021Updated 5 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆22May 30, 2019Updated 7 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆383Jul 12, 2017Updated 9 years ago
- Generate visual studio solution from a bazel workspace.☆13Jan 19, 2022Updated 4 years ago
- A Tiny Processor Core☆117Jul 14, 2025Updated last year
- ☆29Oct 23, 2017Updated 8 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago