franzflasch / leiwand_rv32View external linksLinks
RISC-V RV32I CPU written in verilog
☆10Jul 11, 2020Updated 5 years ago
Alternatives and similar repositories for leiwand_rv32
Users that are interested in leiwand_rv32 are comparing it to the libraries listed below
Sorting:
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆15Jan 13, 2026Updated last month
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 9 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆43May 26, 2021Updated 4 years ago
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- Simulation of the classic Pacman arcade game on a PanoLogic thin client.☆34Nov 3, 2019Updated 6 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Oct 31, 2017Updated 8 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆25Dec 21, 2025Updated last month
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆21Apr 25, 2018Updated 7 years ago
- ☆51Jan 9, 2026Updated last month
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- umbrella project helps you to build up onnc from scratch☆24Mar 14, 2022Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last week
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- PCB combining Raspberry Pi Pico and iCE40 FPGA☆31May 8, 2024Updated last year
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- ☆28Nov 20, 2025Updated 2 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- DAG-based blockchain☆10Apr 20, 2019Updated 6 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- EpicSim Project☆71Mar 1, 2021Updated 4 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Feb 10, 2020Updated 6 years ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 3 years ago
- SST Macro Element Library☆36Nov 5, 2025Updated 3 months ago