franzflasch / leiwand_rv32
RISC-V RV32I CPU written in verilog
☆10Updated 4 years ago
Alternatives and similar repositories for leiwand_rv32
Users that are interested in leiwand_rv32 are comparing it to the libraries listed below
Sorting:
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- ☆10Updated 5 years ago
- ☆18Updated 4 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- ☆33Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- Advanced Debug Interface☆15Updated 3 months ago
- HDMI + GPU-pipeline + FFT☆13Updated 9 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- RISC-V processor☆30Updated 2 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- ☆23Updated 7 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Open Source AES☆31Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Medium Access Control layer of 802.15.4☆12Updated 10 years ago
- An Open Source Link Protocol and Controller☆25Updated 3 years ago
- Useful utilities for BAR projects☆31Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated last month
- Latest in the line of the E32 processors with better/generic cache placement☆10Updated 2 years ago
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- ☆10Updated 4 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆29Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago