RISC-V RV32I CPU written in verilog
☆10Jul 11, 2020Updated 6 years ago
Alternatives and similar repositories for leiwand_rv32
Users that are interested in leiwand_rv32 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- correlate an SPI capture of an AMD boot procedure to the PSP firmware components☆17Jan 13, 2026Updated 9 months ago
- Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.☆16May 29, 2020Updated 6 years ago
- 5 Stage Pipelined RISC V Processor Design for RV32I Instruction Set☆10Sep 15, 2022Updated 4 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated 2 months ago
- The PE for the second generation CGRA (garnet).☆18Updated this week
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆16Dec 4, 2025Updated 10 months ago
- ☆17Jul 14, 2024Updated 2 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆35Jun 30, 2021Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago
- A synthesizable, five-stage, pipelined 32-bit RISC-V processor (implements the RV32I base ISA)☆15Apr 18, 2024Updated 2 years ago
- Three-phase inverter operating at AC100V.☆20Oct 8, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a set of python codes that forecast electricity price in wholesale power markets using an integrated long-term recurrent convolut…☆17Oct 14, 2022Updated 4 years ago
- FPU Generator☆21Updated this week
- Nengo extension to connect to FPGAs☆18Aug 2, 2026Updated 2 months ago
- CHARacter-awaRE Diffusion: Multilingual Character-Aware Encoders for Font-Aware Diffusers That Can Actually Spell☆14May 28, 2023Updated 3 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- GPU for OENG1167 in Verilog HDL for DE10 series boards☆15Nov 1, 2020Updated 5 years ago
- Lucene Chemical Index based on RDKit functionality.☆15Aug 26, 2016Updated 10 years ago
- Verification Utilities for MyHDL☆17Oct 26, 2023Updated 2 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Site web pour les québécoises et québécois qui veulent acheter local☆12Dec 12, 2022Updated 3 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Query processing for an extremely simple, in-memory, columnar database using Apache Arrow to represent tables☆24Oct 13, 2021Updated 5 years ago
- ☆13Sep 14, 2022Updated 4 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆47May 26, 2021Updated 5 years ago
- Fuzzer for Xen Hypercalls☆11Dec 26, 2010Updated 15 years ago
- Windows Heap Loggin'☆11Aug 12, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Répertoire de ressources locales en contexte de distanciation sociale☆14Feb 20, 2022Updated 4 years ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆22Apr 25, 2018Updated 8 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆26Oct 31, 2017Updated 8 years ago
- Network on Chip for MPSoC☆30Aug 7, 2026Updated 2 months ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- ☆18Sep 2, 2020Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago