gjlies / configgpgpu
A configurable general purpose graphics processing unit for
☆11Updated 5 years ago
Related projects: ⓘ
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆19Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated this week
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- Network on Chip for MPSoC☆24Updated this week
- Reconfigurable Binary Engine☆15Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆28Updated last year
- APB Logic☆12Updated 6 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 2 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated last year
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated last month
- SystemC to Verilog Synthesizable Subset Translator☆9Updated last year
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆13Updated 3 years ago
- ☆11Updated last year
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆21Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆28Updated last year
- DUTH RISC-V Superscalar Microprocessor☆29Updated 4 months ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated 10 months ago
- Ratatoskr NoC Simulator☆18Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆13Updated 10 years ago
- DDR4 Simulation Project in System Verilog☆31Updated 10 years ago
- ☆16Updated 3 years ago
- Open FPGA Modules☆22Updated last week
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 3 years ago
- verification of simple axi-based cache☆16Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 4 months ago
- Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology☆12Updated last year