A configurable general purpose graphics processing unit for
☆12May 18, 2019Updated 7 years ago
Alternatives and similar repositories for configgpgpu
Users that are interested in configgpgpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- Matrix Multiply and Accumulate unit written in System Verilog☆15Feb 7, 2019Updated 7 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- ☆13Apr 1, 2017Updated 9 years ago
- ☆16Jul 16, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆29Updated this week
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆16Dec 4, 2025Updated 10 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Oct 19, 2026Updated 2 weeks ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU☆38Jan 31, 2017Updated 9 years ago
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- npu☆13Sep 5, 2018Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Reusable image processing modules in SystemVerilog☆34Aug 7, 2017Updated 9 years ago
- A Constant False Alarm Rate Processor Generator☆11Apr 13, 2023Updated 3 years ago
- ☆13Oct 11, 2023Updated 3 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- ☆11May 27, 2019Updated 7 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 4 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆16Jul 4, 2018Updated 8 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Oct 27, 2026Updated last week
- Generic AHB master stub☆12Jul 17, 2014Updated 12 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- LEVEL: Open-source RV32IMC RISC-V processor core with pipelined microarchitecture, cache support, SoC peripherals and verification framew…☆34Jul 6, 2026Updated 3 months ago
- Ratatoskr NoC Simulator☆30Apr 13, 2021Updated 5 years ago
- Network on Chip for MPSoC☆30Updated this week
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 11 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 4 years ago
- ☆15May 10, 2019Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆68Jul 14, 2021Updated 5 years ago
- A systemverilog/UVM/Makefile testbench for Rocket RISC-V SoCs☆11Jun 19, 2020Updated 6 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 12 years ago