Simplified environment for litex
☆14Oct 5, 2020Updated 5 years ago
Alternatives and similar repositories for lxbuildenv
Users that are interested in lxbuildenv are comparing it to the libraries listed below
Sorting:
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Template project for LiteX-based SoCs☆22Jan 8, 2026Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆33Updated this week
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Jtag parsing scripts☆10Oct 14, 2023Updated 2 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Guitar Hero: Fast Fourier Edition. An MIT 6.111 final project that uses the power of the FPGA to play guitar hero with real guitars.☆13Dec 11, 2015Updated 10 years ago
- Read out firmware of some STM32 parts☆13Jul 20, 2025Updated 7 months ago
- IPDBG☆13Aug 22, 2025Updated 6 months ago
- ☆10Nov 6, 2018Updated 7 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆14Feb 22, 2019Updated 7 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- JTAG reverse engineering software for FTDI compatible cables☆54Oct 26, 2014Updated 11 years ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated 5 months ago
- The Linux Foundation/Redwood EDA "Building a RISC-V CPU" Course content, also available via EdX.☆16Jul 9, 2024Updated last year
- Acorn Atom in minimal configuration for iCE40 HX8K board and ICOboard☆11Apr 30, 2023Updated 2 years ago
- MIPI testing with LiteX on CrossLink-NX☆14Jan 29, 2026Updated last month
- ☆13Jan 6, 2021Updated 5 years ago
- A synthesizable picmicro-midrange clone for FPGAs☆13Nov 8, 2019Updated 6 years ago
- Loam system models☆16Dec 30, 2019Updated 6 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated last month
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Sep 29, 2017Updated 8 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- Allwinner SoCs' 64-bit EL2 barebone☆17Sep 11, 2022Updated 3 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- Instructions and packages for Zybo compatibility to Pynq☆15Dec 10, 2018Updated 7 years ago