Alternatives and similar repositories for automatic-chainsaw

Users that are interested in automatic-chainsaw are comparing it to the libraries listed below

• larkmjc / rv8
  RISC-V simulator for x86-64
  ☆720Updated 4 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆152Updated 11 years ago
• jmahler / mips-cpu
  MIPS CPU implemented in Verilog
  ☆641Updated 8 years ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆831Updated last week
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆574Updated 5 months ago
• swetland / xv6
  64bit port of xv6
  ☆135Updated 6 years ago
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆684Updated 4 months ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆365Updated 2 years ago
• riscv-software-src / riscv-tests
  ☆1,117Updated 2 weeks ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆439Updated last year
• zhemao / ez8
  The Easy 8-bit Processor
  ☆187Updated 11 years ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆681Updated 6 months ago
• marmolejo / zet
  Open source implementation of a x86 processor
  ☆332Updated 7 years ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆601Updated 2 years ago
• riscv-software-src / riscv-angel
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆354Updated 5 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆376Updated 2 years ago
• d0iasm / rvemu-for-book
  Reference implementation for the book "Writing a RISC-V Emulator in Rust".
  ☆415Updated 3 years ago
• Nils-TUD / Escape
  Escape is a UNIX-like microkernel operating system that runs on x86, x86_64, ECO32 and MMIX.
  ☆200Updated 6 months ago
• nickg / nvc
  VHDL compiler and simulator
  ☆772Updated this week
• jameslzhu / riscv-card
  An unofficial assembly reference for RISC-V.
  ☆520Updated last year
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆734Updated 5 months ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆221Updated 3 years ago
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆148Updated last year
• riscvarchive / riscv-gcc
  ☆373Updated 2 years ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,504Updated 2 months ago
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆687Updated 11 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆623Updated 3 years ago
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆388Updated 6 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆150Updated 3 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆286Updated this week