Alternatives and similar repositories for automatic-chainsaw

Users that are interested in automatic-chainsaw are comparing it to the libraries listed below

• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆152Updated 11 years ago
• jmahler / mips-cpu
  MIPS CPU implemented in Verilog
  ☆641Updated 8 years ago
• larkmjc / rv8
  RISC-V simulator for x86-64
  ☆720Updated 4 years ago
• andrescv / jupiter
  RISC-V Assembler and Runtime Simulator
  ☆439Updated last year
• riscv-software-src / riscv-pk
  RISC-V Proxy Kernel
  ☆687Updated 4 months ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆574Updated 5 months ago
• riscv-software-src / riscv-angel
  JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.
  ☆354Updated 5 years ago
• riscvarchive / riscv-gcc
  ☆373Updated 2 years ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆601Updated 2 years ago
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆388Updated 6 years ago
• marmolejo / zet
  Open source implementation of a x86 processor
  ☆332Updated 7 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆734Updated 5 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆681Updated 6 months ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,504Updated 2 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆603Updated last year
• riscvarchive / riscv-linux
  RISC-V Linux Port
  ☆608Updated 6 years ago
• riscv-software-src / riscv-tests
  ☆1,117Updated 2 weeks ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆833Updated last week
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆365Updated 2 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆150Updated 9 years ago
• darklife / darkriscv
  opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
  ☆2,485Updated last month
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆221Updated 3 years ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆376Updated 2 years ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆405Updated 7 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆201Updated 4 years ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆371Updated 8 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆909Updated 4 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆881Updated 5 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆623Updated 3 years ago
• jbush001 / NyuziProcessor
  GPGPU microprocessor architecture
  ☆2,175Updated last year