alice820621 / SystemVerilog-Implementation-of-DDR3-Controller
The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predefined DDR3 memory. Successful design verification is achieved via a specialized test bench and connected to provided AHB by a SystemVerilog interface.
☆21Updated 6 years ago
Alternatives and similar repositories for SystemVerilog-Implementation-of-DDR3-Controller:
Users that are interested in SystemVerilog-Implementation-of-DDR3-Controller are comparing it to the libraries listed below
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- The memory model was leveraged from micron.☆22Updated 6 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆43Updated 11 months ago
- CORE-V MCU UVM Environment and Test Bench☆18Updated 7 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- verification of simple axi-based cache☆18Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆25Updated 5 years ago
- ☆16Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 9 months ago
- SoC Based on ARM Cortex-M3☆27Updated last month
- UVM resource from github, run simulation use YASAsim flow☆27Updated 4 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆11Updated last year
- General Purpose I/O agent written in UVM☆15Updated 7 years ago
- DDR3 function verification environment in UVM☆23Updated 6 years ago
- Verification IP for UART protocol☆16Updated 4 years ago
- ☆20Updated 5 years ago
- AHB-APB UVM Verification Environment☆17Updated 9 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆29Updated 2 years ago
- ☆12Updated 9 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆22Updated 11 months ago
- ☆18Updated 4 years ago
- Verification IP for APB protocol☆57Updated 4 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆16Updated 5 years ago