alice820621 / SystemVerilog-Implementation-of-DDR3-ControllerLinks
The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predefined DDR3 memory. Successful design verification is achieved via a specialized test bench and connected to provided AHB by a SystemVerilog interface.
☆22Updated 6 years ago
Alternatives and similar repositories for SystemVerilog-Implementation-of-DDR3-Controller
Users that are interested in SystemVerilog-Implementation-of-DDR3-Controller are comparing it to the libraries listed below
Sorting:
- The memory model was leveraged from micron.☆22Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆12Updated last year
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- ☆20Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- ☆21Updated 5 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- ☆25Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- ☆20Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Implementation of the PCIe physical layer☆40Updated 2 weeks ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- ☆17Updated 10 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 3 months ago