alice820621 / SystemVerilog-Implementation-of-DDR3-ControllerLinks
The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predefined DDR3 memory. Successful design verification is achieved via a specialized test bench and connected to provided AHB by a SystemVerilog interface.
☆22Updated 7 years ago
Alternatives and similar repositories for SystemVerilog-Implementation-of-DDR3-Controller
Users that are interested in SystemVerilog-Implementation-of-DDR3-Controller are comparing it to the libraries listed below
Sorting:
- The memory model was leveraged from micron.☆22Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- 10 Gigabit Ethernet MAC Core UVM Verification☆13Updated last year
- AXI Interconnect☆51Updated 3 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- ☆20Updated 2 years ago
- ☆33Updated 2 months ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- DDR3 function verification environment in UVM☆25Updated 7 years ago
- ☆21Updated 5 years ago
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- ☆26Updated 4 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆17Updated last year
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated 2 months ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- DOULOS Easier UVM Code Generator☆34Updated 8 years ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Generate UVM testbench framework template files with Python 3☆26Updated 5 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated last year
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- DMA Hardware Description with Verilog☆15Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago