alice820621 / SystemVerilog-Implementation-of-DDR3-Controller
The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a predefined DDR3 memory. Successful design verification is achieved via a specialized test bench and connected to provided AHB by a SystemVerilog interface.
☆21Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for SystemVerilog-Implementation-of-DDR3-Controller
- The memory model was leveraged from micron.☆19Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated 3 weeks ago
- verification of simple axi-based cache☆17Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆44Updated 8 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- Implementation of the PCIe physical layer☆30Updated last week
- ☆16Updated 2 years ago
- UART -> AXI Bridge☆58Updated 3 years ago
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆13Updated 9 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆29Updated 2 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 6 months ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆16Updated last year
- CORE-V MCU UVM Environment and Test Bench☆17Updated 4 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆16Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated 2 years ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- Generate UVM testbench framework template files with Python 3☆21Updated 4 years ago
- SoC Based on ARM Cortex-M3☆25Updated 6 months ago
- ☆16Updated 5 years ago
- ☆20Updated 5 years ago