Hoernchen / EpiphanyLinks
the actual epiphany backend
☆20Updated 12 years ago
Alternatives and similar repositories for Epiphany
Users that are interested in Epiphany are comparing it to the libraries listed below
Sorting:
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆94Updated 9 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 6 years ago
- A Simple to use build environment for parallella using yocto☆13Updated 5 months ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Updated 11 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Simple demo for Lattice iCEstick board as seen on Hackaday☆22Updated 9 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 10 years ago
- Apio examples☆37Updated this week
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 6 years ago
- SPI core☆14Updated 6 years ago
- Mirror of official llvm git repository located at http://llvm.org/git/llvm. Updated hourly.☆13Updated 11 years ago
- Python script for programming the iCEBlink40 development board under linux☆33Updated 7 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆53Updated 9 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Updated 4 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆12Updated 3 years ago
- Library of various community contributed Parallella board admin scripts and programs☆39Updated 9 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 5 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆41Updated 9 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 10 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 10 years ago
- Exploration of alternative hardware description languages☆28Updated 7 years ago
- Sample minimal Vivado project for Parallella FPGA☆45Updated 9 years ago
- Python for the Epiphany co-processor☆84Updated 5 years ago
- Moxie-compatible core repository☆47Updated 4 months ago
- firrtlator is a FIRRTL C++ library☆23Updated 9 years ago
- ☆17Updated 10 years ago