Alternatives and similar repositories for Epiphany

Users that are interested in Epiphany are comparing it to the libraries listed below

• yanidubin / parallella-fpga-tutorials
  A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]
  ☆11Updated 10 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆56Updated 5 years ago
• peteasa / parallella-yoctobuild
  A Simple to use build environment for parallella using yocto
  ☆13Updated last month
• FPGAwars / apio-examples
  Apio examples
  ☆37Updated 3 weeks ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• olofk / simple_spi
  SPI core
  ☆14Updated 5 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆40Updated 9 years ago
• cfelton / alt.hdl
  Exploration of alternative hardware description languages
  ☆28Updated 7 years ago
• browndeer / coprthr
  The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)
  ☆93Updated 9 years ago
• parallella / parallella-utils
  Library of various community contributed Parallella board admin scripts and programs
  ☆39Updated 8 years ago
• SiliconSemantics / firrtlator
  firrtlator is a FIRRTL C++ library
  ☆23Updated 8 years ago
• myriadrf / Novena-RF
  A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform
  ☆53Updated 9 years ago
• wd5gnr / icestick
  Simple demo for Lattice iCEstick board as seen on Hackaday
  ☆21Updated 9 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 4 years ago
• peteasa / parallella
  START HERE! FPGA and Linux Development Combined
  ☆23Updated 8 years ago
• cfelton / minnesota
  A collection of HDL cores written in MyHDL.
  ☆12Updated 9 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 9 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆50Updated 8 years ago
• FPGAwars / toolchain-icestorm
  Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS
  ☆37Updated 3 years ago
• Kirill888 / parallella-fpga-dummy-io
  Sample minimal Vivado project for Parallella FPGA
  ☆44Updated 9 years ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• davidcarne / iceBurn
  Python script for programming the iCEBlink40 development board under linux
  ☆32Updated 7 years ago
• lukego / easynic
  EasyNIC: an easy-to-use host interface for network cards
  ☆43Updated 7 years ago
• jameshegarty / rigel
  Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…
  ☆56Updated 4 years ago
• simonjhall / llvm_qpu
  Mirror of official llvm git repository located at http://llvm.org/git/llvm. Updated hourly.
  ☆13Updated 11 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year