Hoernchen / Epiphany
the actual epiphany backend
☆20Updated 11 years ago
Related projects ⓘ
Alternatives and complementary repositories for Epiphany
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆94Updated 8 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 7 years ago
- SPI core☆15Updated 5 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Updated 10 years ago
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 4 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 7 years ago
- Library of various community contributed Parallella board admin scripts and programs☆38Updated 7 years ago
- Simple demo for Lattice iCEstick board as seen on Hackaday☆21Updated 8 years ago
- A Simple to use build environment for parallella using yocto☆13Updated 5 years ago
- Support for zScale on Spartan6 FPGAs☆15Updated 9 years ago
- Open Processor Architecture☆26Updated 8 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- AXI MIPI CSI2 RX FPGA core and kernel driver☆9Updated 9 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆50Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 9 years ago
- Source code form the Parallella Chronicles Blog☆15Updated 9 years ago
- Exploration of alternative hardware description languages☆28Updated 6 years ago
- A Verilog parser for Haskell.☆33Updated 3 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 5 years ago
- Mirror of official llvm git repository located at http://llvm.org/git/llvm. Updated hourly.☆13Updated 10 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Scala staging framework☆16Updated 6 years ago
- LIB:Library for interacting with an FPGA over USB☆82Updated 3 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- Official U-Boot package for Parallella☆41Updated 9 years ago