Hoernchen / Epiphany
the actual epiphany backend
☆20Updated 11 years ago
Alternatives and similar repositories for Epiphany:
Users that are interested in Epiphany are comparing it to the libraries listed below
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- The CO-PRocessing THReads (COPRTHR) SDK - latest release is v1.6.2 (Freewill)☆94Updated 8 years ago
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- Simple demo for Lattice iCEstick board as seen on Hackaday☆21Updated 8 years ago
- START HERE! FPGA and Linux Development Combined☆23Updated 8 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 6 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- Stack CPU Work In Progress☆30Updated last year
- Kansas Lava☆46Updated 5 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆52Updated 9 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Open Processor Architecture☆26Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]☆11Updated 10 years ago
- L3 based MIPS specification and emulator☆15Updated 3 years ago
- Library of various community contributed Parallella board admin scripts and programs☆38Updated 8 years ago
- Yet Another Forth Core...☆72Updated 10 years ago
- Bachelor thesis Martijn Bakker -- Numerical mathematics on FPGAs using CλaSH☆28Updated 9 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 9 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Moxie-compatible core repository☆46Updated last year
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- ☆59Updated last year